Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SCLK45 Search Results

    SCLK45 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ADSP-21160

    Abstract: ADSP-21161 ADSP-21364 CP-1201 ADSP-21364SBSQZENG tbdm
    Text: a SHARC Processor ADSP-21364 Preliminary Technical Data SUMMARY On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21364 is available with a 333 MHz core instruction


    Original     		PDF ADSP-21364 ADSP-21364 32-bit/40-bit JESD51-9. JESD51-5. PR04624-0-10/04 ADSP-21160 ADSP-21161 CP-1201 ADSP-21364SBSQZENG tbdm

    ADSP-21362KBC

    Abstract: L05 SMD 4604 inverter A08 smd transistor bottle counter IEEE format transistor SMD n03 ADSP-21160 ADSP-21161 ADSP-21362 CP-1201
    Text: a SHARC Processor ADSP-21362 SUMMARY High performance 32-bit/40-bit floating-point processor optimized for high performance automotive audio processing Single-instruction, multiple-data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM


    Original     		PDF ADSP-21362 32-bit/40-bit ADSP-21362 136-ball 144-lead ADSP-21362KBC L05 SMD 4604 inverter A08 smd transistor bottle counter IEEE format transistor SMD n03 ADSP-21160 ADSP-21161 CP-1201

    ADSP-21266

    Abstract: ADSP-21160 ADSP-21161 ADSP21266
    Text: SHARC Embedded Processor ADSP-21266 SUMMARY High performance 32-bit/40-bit floating-point processor optimized for high performance audio processing Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs The ADSP-21266 processes high performance audio while


    Original     		PDF ADSP-21266 32-bit/40-bit ADSP-21266 D03758-0-5/05 ADSP-21160 ADSP-21161 ADSP21266

    ADSP-21160

    Abstract: ADSP-21161 ADSP21261 ADSP-21261
    Text: SHARC Embedded Processor ADSP-21261 a SUMMARY KEY FEATURES High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data SIMD computational architecture—two 32-bit IEEE floating-point/32-bit fixed-point/


    Original     		PDF ADSP-21261 32-bit/40-bit 32-bit floating-point/32-bit 40-bit ADSP-21261SKSTZ1502 ADSP-21261SKBCZ1502 D04932-0-3/06 136-Ball BC-136-3 ADSP-21160 ADSP-21161 ADSP21261 ADSP-21261

    Untitled

    Abstract: No abstract text available
    Text: a SHARC Processor ADSP-21362 Preliminary Technical Data SUMMARY High performance 32-bit/40-bit floating-point processor optimized for high performance automotive audio processing Single-Instruction Multiple-Data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM


    Original     		PDF 32-bit/40-bit ADSP-21362 ADSP-21362 JESD51-9. JESD51-5. PR05594-0-5/05

    Untitled

    Abstract: No abstract text available
    Text: a SHARC Processor ADSP-21365/ADSP-21366 Preliminary Technical Data SUMMARY Single-Instruction Multiple-Data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family


    Original     		PDF 32-bit/40-bit 32-bit ADSP-21365/ADSP-215 JESD51-5. ADSP-21365/ADSP-21366 PR04625-0-5/05

    AD150

    Abstract: No abstract text available
    Text: a SHARC Processor ADSP-21364 Preliminary Technical Data SUMMARY On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21364 is available with a 333 MHz core instruction


    Original     		PDF 32-bit/40-bit ADSP-21364 32-bit floating-point/32-bit fixed-point/40-bit ADSP-21364 JESD51-9. JESD51-5. AD150

    sharc ADSP-21xxx general block diagram

    Abstract: block diagram of ADSP21xxx SHARC processor sharc 21xxx architecture block diagram 4x4 barrel shifter sharc ADSP-21xxx architecture diagram sharc ADSP21xxx architecture ADSP-21160 ADSP-21161 ADSP-21266 JC JB jt
    Text: PRELIMINARY TECHNICAL DATA S a High Performance SHARC Audio Processor ADSP-21266 Preliminary Technical Data SUMMARY High performance 32-bit/40-bit floating point processor optimized for audio processing The ADSP-21266 processes high performance audio while enabling low system costs


    Original     		PDF ADSP-21266 32-bit/40-bit ADSP-21266 96kHz, 32-bit floating-point/32-bit 40-bit sharc ADSP-21xxx general block diagram block diagram of ADSP21xxx SHARC processor sharc 21xxx architecture block diagram 4x4 barrel shifter sharc ADSP-21xxx architecture diagram sharc ADSP21xxx architecture ADSP-21160 ADSP-21161 JC JB jt

    block diagram of ADSP21xxx SHARC processor

    Abstract: sharc ADSP-21xxx general block diagram sharc ADSP-21xxx architecture diagram ADSP-21160 ADSP-21161 ADSP-21262 sharc ADSP-21xxx architecture INSTRUCTION SET JC JB jt
    Text: PRELIMINARY TECHNICAL DATA S a High Performance Floating-Point Processor ADSP-21262 Preliminary Technical Data SUMMARY High performance 32-bit floating-point processor optimized for high precision signal processing applications Single-Instruction Multiple-Data SIMD computational


    Original     		PDF ADSP-21262 32-bit floating-point/32-bit point/40-bit block diagram of ADSP21xxx SHARC processor sharc ADSP-21xxx general block diagram sharc ADSP-21xxx architecture diagram ADSP-21160 ADSP-21161 ADSP-21262 sharc ADSP-21xxx architecture INSTRUCTION SET JC JB jt

    spi flash parallel port

    Abstract: ADSP-21160 ADSP-21161 ADSP-21262 ADSP-21266 A2388
    Text: SHARC Embedded Processor ADSP-21262 a SUMMARY KEY FEATURES High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data SIMD computational architecture—two 32-bit IEEE floating-point/32-bit fixed-point/


    Original     		PDF ADSP-21262 32-bit/40-bit 32-bit floating-point/32-bit 40-bit 136-Lead 144-Lead spi flash parallel port ADSP-21160 ADSP-21161 ADSP-21262 ADSP-21266 A2388

    dts master audio DL 1200

    Abstract: 3x3 bit parallel multiplier 4604 CMOS Dolby prologic ADSP21365 ADSP-21365 CP-1201
    Text: a SHARC Processor ADSP-21365/ADSP-21366 Preliminary Technical Data SUMMARY Single-Instruction Multiple-Data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family


    Original     		PDF ADSP-21365/ADSP-21366 ADSP-21365/6 ADSP21365 32-bit/40-beat JESD51-5. ADSP-21365/6 PR04625-0-10/04 dts master audio DL 1200 3x3 bit parallel multiplier 4604 CMOS Dolby prologic ADSP-21365 CP-1201

    Untitled

    Abstract: No abstract text available
    Text: SHARC Processor ADSP-21267 Preliminary Technical Data SUMMARY DAI incorporates two Precision Clock Generators PCG , and an Input Data Port (IDP) that includes a Parallel Data Acquisition Port (PDAP), and three programmable timers, all under software control by the Signal Routing Unit (SRU)


    Original     		PDF ADSP-21267 ADSP-21267 32-bit/40-bit 144-Lead 136-Lead

    ADSP21267

    Abstract: ADSP-21267
    Text: SHARC Processor ADSP-21267 Preliminary Technical Data SUMMARY DAI incorporates two precision clock generators PCG , and an input data port (IDP) that includes a parallel data acquisition port (PDAP), and three programmable timers, all under software control by the signal routing unit (SRU)


    Original     		PDF ADSP-21267 ADSP-21267 32-bit/40-bit 144-Lead 136-Lead PR04623-0-1/04 ADSP21267

    AD150

    Abstract: ADSP-21160 ADSP-21161 ADSP-21364 CP-1201 sharc iir filter ADSP 21364 sport control register
    Text: a SHARC Processor ADSP-21364 Preliminary Technical Data SUMMARY On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21364 is available with a 333 MHz core instruction


    Original     		PDF ADSP-21364 ADSP-21364 32-bit/40-bit JESD51-9. JESD51-5. PR04624-0-2/05 AD150 ADSP-21160 ADSP-21161 CP-1201 sharc iir filter ADSP 21364 sport control register

    AD1835A

    Abstract: ADSP-21364 LED10 SW11 AD8606ARZ
    Text: ADSP-21364 EZ-KIT Lite Evaluation System Manual Revision 3.2, July 2007 Part Number 82-000840-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2007 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original     		PDF ADSP-21364 AD1835A LED10 SW11 AD8606ARZ

    rca cmos book

    Abstract: ATMEL SOT23-6 YEAR DATE CODE NEC c157 ADSP-21262 LED10 SW11 dac for audio mcs 96 manual evaluation board Rev. 3.1
    Text: ADSP-21262 EZ-KIT Lite Evaluation System Manual Revision 3.0, August 2006 Part Number 82-000800-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2006 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original     		PDF ADSP-21262 AD1835A rca cmos book ATMEL SOT23-6 YEAR DATE CODE NEC c157 LED10 SW11 dac for audio mcs 96 manual evaluation board Rev. 3.1

    8000-0x000A

    Abstract: BC136
    Text: SHARC Embedded Processor ADSP-21261/ADSP-21262/ADSP-21266 SUMMARY High performance 32-bit/40-bit floating-point processor optimized for high performance audio processing Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs


    Original     		PDF ADSP-21261/ADSP-21262/ADSP-21266 32-bit/40-bit BC-136 ST-144 8000-0x000A BC136

    IIR SIMD

    Abstract: ADSP-21365 CP-1201 ADSP-21160 ADSP-21161
    Text: SHARC Processor ADSP-21365 Preliminary Technical Data SUMMARY On-chip memory—3 Mbits of on-chip SRAM and a dedicated 4 Mbits of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21365 is available in a 300 MHz core instruction


    Original     		PDF ADSP-21365 ADSP-21365 32-bit/40-bit 32-bit 136-Lead IIR SIMD CP-1201 ADSP-21160 ADSP-21161

    ADSP-21160

    Abstract: ADSP-21161 ADSP-21364 hardware design for DC MOTOR SPEED CONTROL USING
    Text: SHARC Processor ADSP-21364 Preliminary Technical Data SUMMARY Code compatible with all other members of the SHARC family The ADSP-21364 is available in a 300 MHz core instruction rate. For complete ordering information, see Ordering Guide on page 43 High performance 32-bit/40-bit floating point processor


    Original     		PDF ADSP-21364 ADSP-21364 32-bit/40-bit Hz/1800 ADSP-21364SKBC-ENG 136-Lead PR04624-0-1/04 ADSP-21160 ADSP-21161 hardware design for DC MOTOR SPEED CONTROL USING

    ADSP21261

    Abstract: pakages 130 pakages ADSP-21160 ADSP-21161 ADSP-21261 ADSP-21266
    Text: SHARC Processor ADSP-21261 Preliminary Technical Data SUMMARY High bandwidth I/O— A parallel port, SPI port, four serial ports, digital audio interface DAI , and JTAG DAI incorporates two precision clock generators (PCGs), an input data port (IDP) which includes the parallel data


    Original     		PDF ADSP-21261 32-bit/40-bit ADSP-21261SKBCZ-X2 ADSP-21261SKSTZ-X2 136-ball 144-Lead ADSP21261 pakages 130 pakages ADSP-21160 ADSP-21161 ADSP-21261 ADSP-21266

    ADSP-21362

    Abstract: ADSP-21363 ADSP-21364 ADSP-21365 CP-1201 SD4a AD150
    Text: a SHARC Processor SUMMARY The ADSP-2136x processors are available with a 333 MHz core instruction rate and unique peripherals such as the digital audio interface, S/PDIF transceiver, DTCP digital transmission content protection protocol , serial ports,


    Original     		PDF SP-21363/ADSP-21364/ADSP-21365/ADSP-21366 ADSP-2136x 32-bit/40-bit, BC-136-2 ADSP-21362 ADSP-21363 ADSP-21364 ADSP-21365 CP-1201 SD4a AD150

    Untitled

    Abstract: No abstract text available
    Text: SHARC Embedded Processor ADSP-21261/ADSP-21262/ADSP-21266 SUMMARY Single-instruction multiple-data SIMD computational architecture—two 32-bit IEEE floating-point/32-bit fixed-point/ 40-bit extended precision floating-point computational units, each with a multiplier, ALU, shifter, and register file


    Original     		PDF ADSP-21261/ADSP-21262/ADSP-21266 32-bit floating-point/32-bit 40-bit BC-136 ST-144

    dts master audio DL 1200

    Abstract: ADSP-21365 CP-1201 Dolby prologic IIx decoder
    Text: a SHARC Processor ADSP-21365/ADSP-21366 Preliminary Technical Data SUMMARY Single-Instruction Multiple-Data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family


    Original     		PDF ADSP-21365/ADSP-21366 ADSP-21365/ADSP-21366 ADSP-21365 JESD51-9. JESD51-5. PR04625-0-2/05 dts master audio DL 1200 CP-1201 Dolby prologic IIx decoder

    AD183x

    Abstract: No abstract text available
    Text: a SHARC Processor ADSP-21363 Preliminary Technical Data SUMMARY On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21363 is available with a 333 MHz core instruction


    Original     		PDF 32-bit/40-bit ADSP-21363 32-bit floating-point/32-bit fixed-point/40-bit ADSP-21363 JESD51-9. JESD51-5. PR05196-0-5/05 AD183x