transistor SL-100
Abstract: level shifter from TTL to CMOS impress level shifter . CMOS to TTL SN74ALS00 SN74ALS245A SN74HC00 SN74HC245 SN74HCT245 CMOS to TTL logic level shifters
Text: SN54/74HCT CMOS Logic Family Applications and Restrictions SCLA011 May 1996 1 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
SN54/74HCT
SCLA011
transistor SL-100
level shifter from TTL to CMOS
impress
level shifter . CMOS to TTL
SN74ALS00
SN74ALS245A
SN74HC00
SN74HC245
SN74HCT245
CMOS to TTL logic level shifters
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC374, SN74HC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS141C – DECEMBER 1982 – REVISED JULY 1998 D D D D SN54HC374 . . . J OR W PACKAGE SN74HC374 . . . DB, DW, N, OR PW PACKAGE TOP VIEW Eight D-Type Flip-Flops in a Single Package
|
Original
|
SN54HC374,
SN74HC374
SCLS141C
SN54HC374
SN74HC374
SCLA008
SZZU001B,
SDYU001N,
SCET004,
SCAU001A,
|
PDF
|
SNJ54HC373FK
Abstract: No abstract text available
Text: SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B – DECEMBER 1982 – REVISED MAY 1997 D D D D Eight High-Current Latches in a Single Package High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads Full Parallel Access for Loading
|
Original
|
SN54HC373,
SN74HC373
SCLS140B
300-mil
SN54HC373
SN74HC373
SN74HC373DBLE
SN74HC373DBR
SN74HC373DW
SN74HC373DWR
SNJ54HC373FK
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC02, SN74HC02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCLS076B – DECEMBER 1982 – REVISED MAY 1997 D SN54HC02 . . . J OR W PACKAGE SN74HC02 . . . D, DB, N, OR PW PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D), Shrink Small-Outline
|
Original
|
SN54HC02,
SN74HC02
SCLS076B
300-mil
SN54HC02
SN74HC02
SN54HC02
SDYA012
SN54/74HCT
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS148C – DECEMBER 1982 – REVISED JANUARY 1998 D D SN54HC574 . . . J OR W PACKAGE SN74HC574 . . . DW, N, OR PW PACKAGE TOP VIEW High-Current 3-State Noninverting Outputs
|
Original
|
SN54HC574,
SN74HC574
SCLS148C
300-mil
SN54HC574
SN74HC574
SCLA011
SCLA008
SZZU001B,
SDYU001M,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC193, SN74HC193 4-BIT SYNCHRONOUS UP/DOWN COUNTERS DUAL CLOCK WITH CLEAR SCLS122B – DECEMBER 1982 – REVISED MAY 1997 D D D D D Look-Ahead Circuitry Enhances Cascaded Counters Fully Synchronous in Count Modes Parallel Asynchronous Load for Modulo-N
|
Original
|
SN54HC193,
SN74HC193
SCLS122B
300-mil
SN54HC193
SN74HC193
HC193
SCET004,
SCAU001A,
SN74HC193D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HCT245, SN74HCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCLS020C – MARCH 1984 – REVISED MAY 1997 D D D SN54HCT245 . . . J OR W PACKAGE SN74HCT245 . . . DB, DW, N, OR PW PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible High-Current 3-State Outputs Drive Bus
|
Original
|
SN54HCT245,
SN74HCT245
SCLS020C
300-mil
SN54HCT245
SN74HCT245
SN74HCT245DBLE
SN74HCT245DBR
SN74HCT245DW
SN74HCT245DWR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HCT374, SN74HCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS005B – MARCH 1984 – REVISED MAY 1997 D D D D D SN54HCT374 . . . J OR W PACKAGE SN74HCT374 . . . DW OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Eight D-Type Flip-Flops in a Single Package
|
Original
|
SN54HCT374,
SN74HCT374
SCLS005B
300-mil
SN54HCT374
SN74HCT374
SCBA004C
SN54/74HCT
SCLA011
SCLA008
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HCT240, SN74HCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS174C – MARCH 1984 – REVISED FEBRUARY 2000 D D SN54HCT240 . . . J OR W PACKAGE SN74HCT240 . . . DW, N, OR PW PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer
|
Original
|
SN54HCT240,
SN74HCT240
SCLS174C
SN54HCT240
SN74HCT240
SCAU001A,
JM38510/65753BRA
SN54HCT240J
SNJ54HCT240FK
5505012A
|
PDF
|
pinout diagram of 4049
Abstract: No abstract text available
Text: [ /Title CD74H C4049, CD74H C4050 /Subject (High Speed CMOS Logic Hex CD54/74HC4049, CD54/74HC4050 Data sheet acquired from Harris Semiconductor SCHS205B High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting February 1998 - Revised May 2000 Features
|
Original
|
CD54/74HC4049,
CD54/74HC4050
SCHS205B
HC4049
HC4050
SCLA008
SZZU001B,
SDYU001N,
SCET004,
SCAU001A,
pinout diagram of 4049
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC08, SN74HC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SCLS081B – DECEMBER 1982 – REVISED MAY 1997 D SN54HC08 . . . J OR W PACKAGE SN74HC08 . . . D, N, OR PW PACKAGE TOP VIEW Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W)
|
Original
|
SN54HC08,
SN74HC08
SCLS081B
300-mil
SN54HC08
SN74HC08
SN54HC08
SDYA012
SN54/74HCT
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC393, SN74HC393 DUAL 4-BIT BINARY COUNTERS SCLS143B – DECEMBER 1982 – REVISED MAY 1997 D D D D Dual 4-Bit Binary Counters With Individual Clocks Direct Clear for Each 4-Bit Counter Can Significantly Improve System Densities by Reducing Counter Package
|
Original
|
SN54HC393,
SN74HC393
SCLS143B
300-mil
SN54HC393
SN74HC393
HC393
4100012A
JM38510/66309BCA
SN54HC393J
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HCT257, SN74HCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SCLS072B – NOVEMBER 1988 – REVISED MAY 1997 D D D D D SN54HCT257 . . . J PACKAGE SN74HCT257 . . . N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible
|
Original
|
SN54HCT257,
SN74HCT257
SCLS072B
300-mil
SN54HCT257
SN74HCT257
HCT257
SCET004,
SCAU001A,
0000914/08302000/TXII/08302000/sn74hct257
|
PDF
|
Untitled
Abstract: No abstract text available
Text: [ /Title CD74 HC137 , CD74 HCT13 7, CD74 HC237 , CD74 HCT23 7 /Subject (High Speed CD74HC137, CD74HCT137, CD54/74HC237, CD74HCT237 Data sheet acquired from Harris Semiconductor SCHS146A March 1998 - Revised May 2000 High Speed CMOS Logic, 3-to-8 Line Decoder
|
Original
|
CD74HC137,
CD74HCT137,
CD54/74HC237,
CD74HCT237
SCHS146A
HC237,
CD74HCT237
transparen1996)
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116C – DECEMBER 1982 – REVISED MAY 1997 D D D D D Complementary Outputs Direct Overriding Load Data Inputs Gated Clock Inputs Parallel-to-Serial Data Conversion Package Options Include Plastic
|
Original
|
SN54HC165,
SN74HC165
SCLS116C
300-mil
SN54HC165
SN74HC165
HC165
SN74HC165D
SN74HC165DR
SN74HC165N
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B – DECEMBER 1982 – REVISED MAY 1997 D D D D Contain Eight Flip-Flops With Single-Rail Outputs Direct Clear Input Individual Data Input to Each Flip-Flop Applications Include: – Buffer/Storage Registers
|
Original
|
SN54HC273,
SN74HC273
SCLS136B
300-mil
SN54HC273
SN74HC273
circuits1000+
SN74HC273DBLE
SN74HC273DBR
SN74HC273DW
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data sheet acquired from Harris Semiconductor SCHS277 This data sheet is applicable to the CD54HC354 and CD74HCT356. The CD54HCT354, CD54HCT356, CD74HC356, and CD54HCT356 were not acquired from Harris Semiconductor. See SCHS179 for information on the CD74HC354 and CD74HCT354.
|
Original
|
SCHS277
CD54HC354
CD74HCT356.
CD54HCT354,
CD54HCT356,
CD74HC356,
CD54HCT356
SCHS179
CD74HC354
CD74HCT354.
|
PDF
|
IC 74HC112
Abstract: 74HC112
Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141A Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised May 2000
|
Original
|
CD54/74HC112,
CD54/74HCT112
SCHS141A
HC112
HCT112
loSZZU001B,
SDYU001N,
SCET004,
SCAU001A,
CD74HC112E
IC 74HC112
74HC112
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HCT138, SN74HCT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SCLS171C – MARCH 1984 – REVISED MAY 1997 D SN54HCT138 . . . J OR W PACKAGE SN74HCT138 . . . D, N, OR PW PACKAGE TOP VIEW A B C G2A G2B G1 Y7 GND 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC
|
Original
|
SN54HCT138,
SN74HCT138
SCLS171C
300-mil
SN54HCT138
SN74HCT138
HCT138
SCBA004C
SN54/74HCT
SCLA011
|
PDF
|
74HC109
Abstract: No abstract text available
Text: [ /Title CD74H C109, CD74H CT109 /Subject (Dual JK FlipFlop with Set and Reset CD54/74HC109, CD54/74HCT109 Data sheet acquired from Harris Semiconductor SCHS140A Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger March 1998 - Revised May 2000 Features
|
Original
|
CD54/74HC109,
CD54/74HCT109
SCHS140A
HC109
HCT109
SCLA008
SZZU001B,
SDYU001N,
SCET004,
SCAU001A,
74HC109
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HCT244, SN74HCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS175B – MARCH 1984 – REVISED MAY 1997 D D SN54HCT244 . . . J OR W PACKAGE SN74HCT244 . . . DB, DW, N, OR PW PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer
|
Original
|
SN54HCT244,
SN74HCT244
SCLS175B
300-mil
SN54HCT244
SN74HCT244
5130012A
JM38510/65755B2A
JM38510/65755BRA
SN54HCT244J
|
PDF
|
SNJ54HC365
Abstract: No abstract text available
Text: SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS308B – JANUARY 1996 – REVISED MAY 1997 D D D SN54HC365 . . . J OR W PACKAGE SN74HC365 . . . D OR N PACKAGE TOP VIEW High-Current 3-State Outputs Drive Bus Lines, Buffer Memory Address Registers,
|
Original
|
SN54HC365,
SN74HC365
SCLS308B
300-mil
SN54HC365
SN74HC365
HC365
SCAU001A,
JM38510/65706BEA
SN54HC365J
SNJ54HC365
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH SCLS325C – MARCH 1996 – REVISED SEPTEMBER 2000 D D D D D D D, DB, N, OR PW PACKAGE TOP VIEW High Degree of Linearity High On-Off Output Voltage Ratio Low Crosstalk Between Switches Low On-State Impedance . . . 50-Ω TYP
|
Original
|
SN74HC4066
SCLS325C
SN74HC4066D
SN74HC4066DBLE
SN74HC4066DBR
SN74HC4066DR
SN74HC4066N
SN74HC4066PWLE
SN74HC4066PWR
|
PDF
|
cd4059a
Abstract: an6374
Text: [ /Title CD74 HC4059 /Subject (HighSpeed CMOS Logic CMOS Pro- CD54/74HC4059 Data sheet acquired from Harris Semiconductor SCHS206A High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter February 1998 - Revised May 2000 Features Description • Synchronous Programmable ÷N Counter N = 3 to 9999
|
Original
|
CD54/74HC4059
SCHS206A
HC4059
CD4059A
CD4000B
U001B,
SDYU001N,
SCET004,
SCAU001A,
CD74HC4059E
an6374
|
PDF
|