Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SCES133 Search Results

    SCES133 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    SN74LVC1G08A

    Abstract: No abstract text available
    Text: SN74LVC1G08A SINGLE 2-INPUT POSITIVE-AND GATE SCES133 – JUNE 1998 D EPIC Enhanced-Performance Implanted D D D D DBV OR DCK PACKAGE (TOP VIEW CMOS) Submicron Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot)


    Original     		PDF SN74LVC1G08A SCES133

    transistor fn 1016

    Abstract: SN74HC1G00 SCAD001D sn74154 SN74ALVC1G32 JK flip flop IC SDFD001B philips 18504 FB 3306 CMOS Data Book Texas Instruments Incorporated
    Text: W O R L D L Logic Selection Guide August 1998 E A D E R I N L O G I C P R O D U C T S LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE AUGUST 1998 IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or


    Original     		PDF

    SN74LVC1G08A

    Abstract: No abstract text available
    Text: SN74LVC1G08A SINGLE 2-INPUT POSITIVE-AND GATE SC E S133 - JU NE 1998 • EPIC Enhanced-Performance Implanted CMOS Submicron Process • Typical V q lp (Output Ground Bounce) < 0.8 V at VCc = 3.3 V, TA = 25°C • Typical V q hv dbv or dck package (TOP VIEW)


    OCR Scan     		PDF SN74LVC1G08A