CDC319
Abstract: CDC319DB CDC319DBG4 CDC319DBR CDC319DBRG4 MO-150
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
PDF
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
CDC319
CDC319DB
CDC319DBG4
CDC319DBR
CDC319DBRG4
MO-150
|
CDC319
Abstract: MO-150
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
PDF
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
CDC319
MO-150
|
CDC319
Abstract: CDC319DB CDC319DBG4 CDC319DBR CDC319DBRG4 MO-150
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
PDF
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
CDC319
CDC319DB
CDC319DBG4
CDC319DBR
CDC319DBRG4
MO-150
|
CDC319
Abstract: CDC319DB CDC319DBR CDC319DBRG4 MO-150
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
PDF
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
CDC319
CDC319DB
CDC319DBR
CDC319DBRG4
MO-150
|
Untitled
Abstract: No abstract text available
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
PDF
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
|
Untitled
Abstract: No abstract text available
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
PDF
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
|
CDC319
Abstract: MO-150
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
PDF
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
CDC319
MO-150
|