PCI I/O interface
Abstract: IDT79R4762 R3051 R3052 R3081 R4650 R4700 Orion Bus
Text: PCI-to-Orion Bus Bridge IDT79R4762 Product Brief Integrated Device Technology, Inc. FEATURES • • • • Interrupt generation capability On-chip DMA controller Programmable memory mapping Host arbiter functions on chip: - 5 master arbitration - Programmable fixed or round-robin priority scheme
|
Original
|
IDT79R4762
208-pin
R4600,
R4700,
R4650,
32-bit
R4650)
R4762
PCI I/O interface
IDT79R4762
R3051
R3052
R3081
R4650
R4700
Orion Bus
|
PDF
|
round robin bus arbitration
Abstract: arbitration scheme ab-7 national FUTUREBUS 1 am6 74AS00 C1995 DS3875 DS3884A DS3885
Text: National Semiconductor Application Note 837 Shilpa Parikh July 1992 IEEE 896 1 Futurebus a Standard specifies two arbitration protocols Distributed Arbitration and Central Arbitration Each arbitration scheme has its merits and drawbacks First a brief summary of both arbitration methodologies is presented Then follows a discussion on National’s present day
|
Original
|
|
PDF
|
round robin bus arbitration
Abstract: verilog code for crossbar switch Integrated Device Technology CROSS
Text: Integrated Device Technology IDT IDT Switching Switching Solutions Solutions Integrated Device Technology 1 1 Integrated Device Technology The The Data Data Unit Unit of of Switches Switches ³ For cells ³ Fixed sized data units ³ Switch memory width can be same as cell size
|
Original
|
|
PDF
|
bus arbitration
Abstract: parallel bus arbitration tlku 001-120 round robin bus arbitration TIBC C1995 DS3875 DS3883A DS3884
Text: DS3875 Futurebus a Arbitration Controller General Description The DS3875 Futurebus a Arbitration Controller is a member of National Semiconductor’s Futurebus a chip set designed specifically for the IEEE 896 1 Futurebus a standard The DS3875 implements Distributed Arbitration and Distributed
|
Original
|
DS3875
DS3885
DS3884A
bus arbitration
parallel bus arbitration
tlku
001-120
round robin bus arbitration
TIBC
C1995
DS3883A
DS3884
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Application Note Document Number:AN4745 Rev 0, 05/2013 Optimizing Performance on Kinetis K-series MCUs by: Melissa Hunter Contents 1 Introduction 1 In embedded systems, resources are often limited and getting
|
Original
|
AN4745
|
PDF
|
round robin bus arbitration
Abstract: VME DAISY CHAIN vmebus ARBITRATION arbitration scheme VIC068A VME bus controller priority arbitration system
Text: 1.4 System Controller Operations The VIC068A is able to assume the system controller functions also known as slot 1 functions by strapping the SCON* signal Low. For reliable operation, the SCON* signal must remain asserted for the duration of operation. As the system controller, the VIC068A
|
Original
|
VIC068A
VIC068A
round robin bus arbitration
VME DAISY CHAIN
vmebus ARBITRATION
arbitration scheme
VME bus controller
priority arbitration system
|
PDF
|
round robin bus arbitration
Abstract: VIC068A vic068a System Controller 1.4 System Controller Operations VMEbus vic068a Control Register
Text: 1.4 System Controller Operations The VIC068A is able to assume the system controller functions also known as slot 1 funcĆ tions by strapping the SCON* signal Low. For reliable operation, the SCON* signal must remain asserted for the duration of operation. As the system controller, the VIC068A perĆ
|
Original
|
VIC068A
VIC068A
round robin bus arbitration
vic068a System Controller
1.4 System Controller Operations
VMEbus
vic068a Control Register
|
PDF
|
PES24N3
Abstract: round robin bus arbitration 89HPES24N3 89PES24N3
Text: 89PES24N3 Product Brief 24-Lane 3-Port PCI Express Switch Device Overview The 89HPES24N3 is a member of IDT’s PRECISE family of PCI Express® bridging and switching solutions offering the next-generation I/O interconnect standard. The PES24N3 is a 24-lane, 3-port peripheral
|
Original
|
89PES24N3
24-Lane
89HPES24N3
PES24N3
24-lane,
round robin bus arbitration
89PES24N3
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 89PES24N3 Product Brief 24-Lane 3-Port Non-Transparent PCI Express Switch Device Overview The 89HPES24N3 is a member of IDT’s family of PCI Express™ based bridge and switch devices offering the next-generation I/O interconnect standard. The PES24N3 is a 24-lane, 3-port peripheral chip that
|
Original
|
89PES24N3
24-Lane
89HPES24N3
PES24N3
24-lane,
PES24N3
10GbE
|
PDF
|
round robin bus arbitration
Abstract: 10gbe blade servers
Text: 89PES24N3 Product Brief 24-Lane 3-Port Non-Transparent PCI Express Switch Preliminary Information* Device Overview The 89HPES24N3 is a member of IDT’s family of PCI Express™ based bridge and switch devices offering the next-generation I/O interconnect standard. The PES24N3 is a 24-lane, 3-port peripheral chip that
|
Original
|
24-Lane
89PES24N3
89HPES24N3
PES24N3
24-lane,
PES24N3
10GbE
round robin bus arbitration
10gbe blade servers
|
PDF
|
round robin bus arbitration
Abstract: No abstract text available
Text: 89PES12N3 Product Brief 12-Lane 3-Port Non-Transparent PCI Express Switch Preliminary Information* Device Overview The 89HPES12N3 is a member of IDT’s family of PCI Express™ based bridge and switch devices offering the next-generation I/O interconnect standard. The PES12N3 is a 12-lane, 3-port peripheral chip that
|
Original
|
12-Lane
89PES12N3
89HPES12N3
PES12N3
12-lane,
PES12N3
round robin bus arbitration
|
PDF
|
ATECOM
Abstract: No abstract text available
Text: ATM Traffic Shaper Generator/Receiver SHAP3 Title: Version: Last update: Originator: ATM Traffic Shaper SHAP3 Purpose: Keywords: Specify Shaper implementation 2.0 14. November 1996 M. Guth, T. Lux ATM, UPC, Shaping, Measurement Features • • • • •
|
Original
|
32-class
Nov-96
ATECOM
|
PDF
|
AN3060
Abstract: 0x30014-0x30017 SC1400 crossbar switch 0x0000C-0x0000F 0x20000-0x20003 0x00008-0x0000B
Text: Freescale Semiconductor Application Note Document Number: AN3060 Rev. 0, 01/2006 MSC711x Optimization Techniques by Barbara Johnson Digital Systems Division Freescale Semiconductor, Inc. Austin, TX This application note discusses methods to optimize the performance of an MSC711x application. It provides
|
Original
|
AN3060
MSC711x
MSC711x,
SC1400
AN3060
0x30014-0x30017
crossbar switch
0x0000C-0x0000F
0x20000-0x20003
0x00008-0x0000B
|
PDF
|
round robin bus arbitration
Abstract: AN3060 0x0000-0x0003 MSC7116 MSC7118 MSC7119 SC1400
Text: Freescale Semiconductor Application Note MSC711x Optimization Techniques by Barbara Johnson Digital Systems Division Freescale Semiconductor, Inc. Austin, TX This application note discusses methods to optimize the performance of an MSC711x application. It provides
|
Original
|
MSC711x
MSC711x,
SC1400
MSC7116,
MSC7118,
MSC7119,
MSC711X
round robin bus arbitration
AN3060
0x0000-0x0003
MSC7116
MSC7118
MSC7119
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: . Version 1.2 2004 Features § PEX 8532 General Features PEX 8532 & PEX 8516 o 32-lane PCI Express switch o Integrated SerDes o Eight configurable ports x1, x2, x4, x8, x16 o 35mm x35mm, 680 ball enhanced PBGA package, 6.5 Watts § PEX 8516 General Features
|
Original
|
32-lane
x35mm,
16-lane
Con2004
PCI8532/8516-SIL-PB-P1-1
|
PDF
|
PEX8532
Abstract: PCI express switch PEX8516 32la
Text: . Version 1.1 2004 Features § PEX 8532 General Features PEX 8532 & PEX 8516 o 32-lane PCI Express switch o Integrated SerDes o Eight configurable ports x1, x2, x4, x8, x16 o 35mm x35mm, 680 pin enhanced PBGA package, 6.5 Watts § PEX 8516 General Features
|
Original
|
32-lane
x35mm,
16-lane
Configu004
PCI8532/8516-SIL-PB-P1-1
PEX8532
PCI express switch
PEX8516
32la
|
PDF
|
L0747
Abstract: BRQ TI 7C l0147 ac1ta 70324 107476 Futurebus 1203 6d DS3805 tl 0741
Text: DS3875 £3 National J y f l S e m ic o n d u c to r DS3875 Futurebus+ Arbitration Controller General Description The DS3875 Futurebus+ Arbitration Controller is a member of National Semiconductor's Futurebus + chip set designed specifically for the IEEE 896.1 Futurebus+ standard. The
|
OCR Scan
|
DS3875
DS3885
DS3884
tl/h/10747â
L0747
BRQ TI 7C
l0147
ac1ta
70324
107476
Futurebus
1203 6d
DS3805
tl 0741
|
PDF
|
brq ti
Abstract: BRQ TI 7C
Text: D National November 1995 Semiconductor </> co 00 •Nl cn DS3875 Futurebus+ Arbitration Controller General Description The DS3875 Futurebus+ Arbitration Controller is a member of National Semiconductor’s Futurebus+ chip set designed specifically for the IEEE 896.1 Futurebus+ standard. The
|
OCR Scan
|
DS3875
DS3885
DS3884A
bS0112t.
D074b53
brq ti
BRQ TI 7C
|
PDF
|
MES 60 BZ
Abstract: cn/A/U 237 BG
Text: r, i S e m i c o n d u c t o r November 1995 DS3875 Futurebus+ Arbitration Controller General Description The DS3875 Futurebus+ Arbitration Controller is a member of National Semiconductor’s Futurebus+ chip set designed specifically for the IEEE 896.1 Futurebus+ standard. The
|
OCR Scan
|
DS3875
DS3885
DS3884A
D074b53
MES 60 BZ
cn/A/U 237 BG
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Openbus I/F Components - VMEbus User Manual 2.0 2.1 ACC Description Introduction This section describes the AVICS Comrol Circuit ACC . A general architectural description of the ACC is provided, followed by detailed descriptions of the signal pins and major ACC functional modules, including
|
OCR Scan
|
|
PDF
|
c32w
Abstract: No abstract text available
Text: NEWBRIDGE C R u MICROSYSTEMS m m S5E D • LSfifllQl Q O O O b ? a 3 ' c a s ic o 1 4 VMEbusAVICS CONTROL CIRCUIT ACC T -5 2 -3 3 -5 5 • Full VMEbus system controller functions • Auto-ID slot Identification • Automatic VMEbus SYSCON Identification
|
OCR Scan
|
CA91C014
CA91C015
250ms.
IN4001
c32w
|
PDF
|
Untitled
Abstract: No abstract text available
Text: C R L H B W CA91C014 ' VMEbusAVICS CONTROL CIRCUIT ACC • Full VMEbus system controller functions • Auto-ID slot Identification • Automatic VMEbus SYSCON identification • Bus Isolation (Bl-mode ) controller • Multiple VMEbus request and release options
|
OCR Scan
|
CA91C014
CA91C014
CA91C015
10jiF
IN4001
|
PDF
|
C014
Abstract: CA91 DIODE 3L2
Text: o u .m m ~ C A 9 1 C 1 4 VMEbus AVICS CONTROL CIRCUIT ACC The CA91C014 Advanced System Architecture Control Circuit (ACC) is part of the Advanced VMEbus Interface Chip Set (AVICS); the other part being the CA91C015 Data and Address Register File (DARF). The AVICS in
|
OCR Scan
|
CA91C014
200ns
100ms
250ms.
IN4001
C014
CA91
DIODE 3L2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M H I H Galileo "SmsI Technology, Inc. » System Controller GT- 32090 For ¡960JX Processors _ , . _ Preliminary, Rev. 2.0 FEATURES Integrated system controller for embedded applica tions Supports the ¡960JX family of CPUs 16-33MHz bus frequency Flexible DRAM controller
|
OCR Scan
|
960JX
16-33MHz
128MByte
256K-4M
32-bit
20MHz
25MHz
33MHz
GT-32090
|
PDF
|