Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    REG28 Search Results

    REG28 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    IPL30

    Abstract: No abstract text available
    Text: DATA SHEET Part No. AN32055A Package Code No. XBGA080-W-3737 Publication date: May 2012 Ver. AEB 1 AN32055A Contents „ Overview ……………………………………………………………………………………………………………. 3


    Original
    PDF AN32055A XBGA080-W-3737 AN32055A IPL30

    QSFP DAC

    Abstract: No abstract text available
    Text: DS4830 Optical Microcontroller General Description Features The DS4830 provides a complete optical control, calibration, and monitor solution based on a low-power, 16-bit, microcontroller core, providing program and RAM data memory. I/O resources include a fast/accurate analog-todigital converter ADC , fast comparators with an internal


    Original
    PDF DS4830 16-bit, 12-bit QSFP DAC

    KSZ9021

    Abstract: KSZ9021GQ h5007nl GMII magnetics KSZ9021gqi TLA-7T101LF GMII h5007 0010A1 KSZ90
    Text: KSZ9021GQ Gigabit Ethernet Transceiver with GMII / MII Support General Description Features The KSZ9021GQ is a completely integrated triple speed • Single-chip 10/100/1000 Mbps IEEE 802.3 compliant 10Base-T/100Base-TX/1000Base-T Ethernet Physical Ethernet Transceiver


    Original
    PDF KSZ9021GQ KSZ9021GQ 10Base-T/100Base-TX/1000Base-T) M9999-091010-1 KSZ9021 h5007nl GMII magnetics KSZ9021gqi TLA-7T101LF GMII h5007 0010A1 KSZ90

    KSZ9021

    Abstract: KSZ9021RL KSZ9021RLI rgmii specification h5007nl rgmii RGMII V1.3 fly back transformer monitor mlt3-to-nrzi 1000BaseT
    Text: KSZ9021RL Gigabit Ethernet Transceiver with RGMII Support Data Sheet Rev. 1.0 General Description Features The KSZ9021RL is a completely integrated triple speed 10Base-T/100Base-TX/1000Base-T Ethernet Physical Layer Transceiver for transmission and reception of data


    Original
    PDF KSZ9021RL KSZ9021RL 10Base-T/100Base-TX/1000Base-T) M9999-011609-1 KSZ9021 KSZ9021RLI rgmii specification h5007nl rgmii RGMII V1.3 fly back transformer monitor mlt3-to-nrzi 1000BaseT

    rgmii specification

    Abstract: RGMII delay RGMII RGMII version 2.0 specification
    Text: KSZ9021RL/RN Gigabit Ethernet Transceiver with RGMII Support Revision 1.2 General Description Features The KSZ9021RL is a completely integrated triple speed 10Base-T/100Base-TX/1000Base-T Ethernet Physical Layer Transceiver for transmission and reception of data


    Original
    PDF KSZ9021RL/RN KSZ9021RL 10Base-T/100Base-TX/1000Base-T) 10/100/1000Mbps rgmii specification RGMII delay RGMII RGMII version 2.0 specification

    Untitled

    Abstract: No abstract text available
    Text: Si5040 1 0 G b ps X F P T R A N S C E I V E R W I T H N A R R O W B A N D J I T T E R A T T E N UA T O R Features Complete, high-performance, low-power, 10 Gbps XFP transceiver featuring independent CDRs, DSPLL -based jitter-attenuating CMUs, and data retimers in both


    Original
    PDF Si5040

    Untitled

    Abstract: No abstract text available
    Text: TVP70025I www.ti.com SLES232C – JUNE 2008 – REVISED APRIL 2013 TRIPLE 10-BIT, 90-MSPS, VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL Check for Samples: TVP70025I FEATURES 1 • 23 • Analog Channels – –6-dB to 6-dB Analog Gain – Analog Input Multiplexers MUXs


    Original
    PDF TVP70025I SLES232C 10-BIT, 90-MSPS, 1024-Step 10-Bit 90-MSPS

    pin diagram of ic 3843

    Abstract: IMX15 UBGA035-W-3333AEA 8361 ROM
    Text: Regulations No. IC3F5472 Total Pages Page 83 1 Product Standards Part No. AN32051A Package Code No. UBGA035-W-3333AEA Semiconductor Company Panasonic Corporation Established by Applied by Checked by Prepared by M.Hiramatsu Y.Higuchi E.Sato 2009-11-18 Established


    Original
    PDF IC3F5472 AN32051A UBGA035-W-3333AEA AN32051A pin diagram of ic 3843 IMX15 UBGA035-W-3333AEA 8361 ROM

    marking gb0

    Abstract: SPREAD-SPECTRUM SYSTEM
    Text: ICS1532 110 MHZ TRIPLE 8-BIT ADC WITH CLOCK GENERATOR General Description Features The ICS1532 is a high-performance, cost-effective, 3-channel, 8-bit analog-to-digital converter with an integrated line-locked clock generator. They are part of a family of chips for high-resolution video


    Original
    PDF ICS1532 ICS1532 marking gb0 SPREAD-SPECTRUM SYSTEM

    GND423

    Abstract: PRBS31 SDD11 Si5040 Si5100 VDD432 SCK24 OTN SWITCH si5040-d
    Text: Si5040 10 Gbps XFP T RANSCEIVER W I T H J I T T E R A TTENUATOR Features Complete, high-performance, low-power, 10 Gbps XFP transceiver featuring independent CDRs, DSPLL -based jitter-attenuating CMUs, and data retimers in both transmit and receive directions.


    Original
    PDF Si5040 GND423 PRBS31 SDD11 Si5040 Si5100 VDD432 SCK24 OTN SWITCH si5040-d

    CEA-770

    Abstract: SLES206A 720P50 TVP7002PZPR LCOS svga lcos 1280 1024 100-PIN TVP7002 TVP7002PZP LCOS module
    Text: TVP7002 www.ti.com SLES206A – MAY 2007 – REVISED SEPTEMBER 2007 TRIPLE 8-/10-BIT 165-/110-MSPS VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL FEATURES 1 23 • Analog Channels – –6-dB to 6-dB Analog Gain – Analog Input Multiplexers MUXs – Automatic Video Clamp


    Original
    PDF TVP7002 SLES206A 8-/10-BIT 165-/110-MSPS 1024-Step 165-/110-MSPS CEA-770 SLES206A 720P50 TVP7002PZPR LCOS svga lcos 1280 1024 100-PIN TVP7002 TVP7002PZP LCOS module

    10G-EPON

    Abstract: No abstract text available
    Text: 19-5934; Rev 1; 10/11 DS4830 Optical Microcontroller General Description The DS4830 provides a complete optical control, calibration, and monitor solution with a low-power, 16-bit, MAXQ20 microcontroller core providing generous program and RAM data memory. I/O resources include


    Original
    PDF DS4830 DS4830 16-bit, MAXQ20 12-bit 10G-EPON

    Untitled

    Abstract: No abstract text available
    Text: Si5040 1 0 G b ps X F P T R A N S C E I V E R W I T H N A R R O W B A N D J I T T E R A T T E N UA T O R Features Complete, high-performance, low-power, 10 Gbps XFP transceiver featuring independent CDRs, DSPLL -based jitter-attenuating CMUs, and data retimers in both


    Original
    PDF Si5040

    Automatic Gain Control AGC Algorithm Users

    Abstract: AIC28 TSC2100 AIC32 AIC26 TLV320AIC26 TLV320AIC33 TSC2101 "saturation flag"
    Text: Application Report SLAA260 – September 2005 The Built-In AGC Function in TSC2100/01 and TLV320AIC26/28/32/33 Devices Wendy Fang and Nitesh Kekre . DAP Group ABSTRACT


    Original
    PDF SLAA260 TSC2100/01 TLV320AIC26/28/32/33 TLV320AIC26/28/32/33 Automatic Gain Control AGC Algorithm Users AIC28 TSC2100 AIC32 AIC26 TLV320AIC26 TLV320AIC33 TSC2101 "saturation flag"

    amd RADEON igp

    Abstract: RADEON IGP SB700 AMD SB700 sb710 southbridge sb700 SB7XX SB750 ite8712 2SB700
    Text: AMD SB700/710/750 BIOS Developer’s Guide Technical Reference Manual Rev. 1.00 PN: 43366_sb7xx_bdg_pub_1.00 2009 Advanced Micro Devices, Inc. Trademarks AMD, the AMD Arrow logo, Athlon, and combinations thereof, ATI, ATI logo, Radeon, and CrossFire are trademarks of


    Original
    PDF SB700/710/750 SB700 SB700. amd RADEON igp RADEON IGP AMD SB700 sb710 southbridge sb700 SB7XX SB750 ite8712 2SB700

    Untitled

    Abstract: No abstract text available
    Text: Doc No. TA4-EA-04511 Revision. 2 Product Standards AN32055A http://www.semicon.panasonic.co.jp/en/ 7 x 7 Dots Matrix LED Driver LSI with Step-up DC/DC Converter for White LED FEATURES DESCRIPTION • 7 x 7 LED Matrix Driver Total LED that can be driven = 49


    Original
    PDF TA4-EA-04511 AN32055A AN32055A

    amd SB600

    Abstract: ATI SB460 SB460 ATI SB600 Athlon 64 X2 "high precision event timer" amd SB460 turion 64 x2 pin diagram amd athlon II x2 pin diagram AMD Athlon 64 X2
    Text: AMD SB600 BIOS Developer’s Guide Public Version Technical Reference Manual Rev. 3.00 P/N: 46157_sb600_bdg_pub_3.00 2008 Advanced Micro Devices, Inc. Trademarks AMD, the AMD Arrow, ATI, the ATI logo, Radeon, Mobility Radeon, AMD Athlon, Sempron, Turion and


    Original
    PDF SB600 01c71E33h 01c71F99h 01d71C00h 01d71D10h 01d71E7fh 01d71F90h 01e71C50h 01e71D00h 01e71E44h amd SB600 ATI SB460 SB460 ATI SB600 Athlon 64 X2 "high precision event timer" amd SB460 turion 64 x2 pin diagram amd athlon II x2 pin diagram AMD Athlon 64 X2

    Si5338

    Abstract: Si533x si5338b stk 282 STK 290 010 stk 2250 stk 282 270 BY165 si5330 data sheet AN408
    Text: Si5338 I 2 C - P R O G R A M M A B LE A N Y - F R E Q U E N C Y, A N Y -O UTPU T Q U A D C L OC K G E N E R A T O R Features Applications CLK0B VDDO0 SDA 22 21 20 19 18 CLK1A IN2 2 17 CLK1B IN3 3 16 VDDO1 GND GND Pad IN4 4 15 VDDO2 IN5 5     Any-frequency clock conversion


    Original
    PDF Si5338 24-QFN Si5338 Si533x si5338b stk 282 STK 290 010 stk 2250 stk 282 270 BY165 si5330 data sheet AN408

    rgb to hsync vsync

    Abstract: BT.709 3B335 LCOS module Hsync Vsync csync Hsync Vsync RGB Hsync Vsync separate Hsync Vsync VGA HSYNC, VSYNC counter 100-PIN
    Text: TVP70025I www.ti.com . SLES232 – JUNE 2008 TRIPLE 10-BIT, 90-MSPS,


    Original
    PDF TVP70025I SLES232 10-BIT, 90-MSPS, 1024-Step rgb to hsync vsync BT.709 3B335 LCOS module Hsync Vsync csync Hsync Vsync RGB Hsync Vsync separate Hsync Vsync VGA HSYNC, VSYNC counter 100-PIN

    KSZ9021GQ

    Abstract: KSZ9021 TLA-7T101 KSZ9021GQI Manchester CODING DECODING FPGA 0010A1 KSZ90 h5007nl
    Text: KSZ9021GQ Gigabit Ethernet Transceiver with GMII / MII Support Data Sheet Rev. 1.0 General Description Features The KSZ9021GQ is a completely integrated triple speed • Single-chip 10/100/1000 Mbps IEEE 802.3 compliant 10Base-T/100Base-TX/1000Base-T Ethernet Physical


    Original
    PDF KSZ9021GQ KSZ9021GQ 10Base-T/100Base-TX/1000Base-T) M9999-011609-1 KSZ9021 TLA-7T101 KSZ9021GQI Manchester CODING DECODING FPGA 0010A1 KSZ90 h5007nl

    Hsync Vsync VGA

    Abstract: 100-PIN TVP70025IPZP TVP70025IPZPR LCOS svga lcos module 3B335
    Text: TVP70025I www.ti.com . SLES232 – JUNE 2008 TRIPLE 10-BIT, 90-MSPS,


    Original
    PDF TVP70025I SLES232 10-BIT, 90-MSPS, 1024-Step Hsync Vsync VGA 100-PIN TVP70025IPZP TVP70025IPZPR LCOS svga lcos module 3B335

    Untitled

    Abstract: No abstract text available
    Text: / T 7 S C S -T H O M S O N *7 M , « IM ilL Ë O T IM O S T V 0 1 1 6 PAL/NTSC DIGITAL ENCODER • BOTH 625 & 525 LINES MULTIPLEXED 8 BIT DIGITAL INPUT ACCORDING TO CCIR 601 -2 AND REC 656 ■ NTSC M, PALB, D, G, H, I, PAL N ARGEN­ TINA PROGRAMMABLE OUTPUT


    OCR Scan
    PDF 75MHz 27MHz

    Untitled

    Abstract: No abstract text available
    Text: r Z J S G S -T H O M S O N * l i . « G Ä iC T M D ® S T V 0 1 1 6 PAL/NTSC DIGITAL ENCODER ADVANCE DATA DESCRIPTION • BOTH 625 & 525 LINES MULTIPLEXED 8 BIT DIGITAL INPUT ACCORDING TO CCIR 601 -2 AND REC 656 ■ NTSC M, PAL B, D, G, H, I, PAL N ARGEN­


    OCR Scan
    PDF 75MHz 27MHz QD73743 PLCC44

    intel 82C301

    Abstract: CS8232 82C301 CS8232-16 82c306 82c302 t509 t435 crystal lt 116d 83C206
    Text: CH IP S £ TECHNOLOGIES INC 12E 0 | EO'ìailb 0001255 L Jj M iH i i jj i l | i l •jj»haìm •••* • alti* 8 * ,.««»} i H i r b PRELIMINARY . T-52 -33 -OS 82C 301, 82C 302, 82A 303, 82A 304, 82A 305, 82A 306 C S 8 2 3 0 : A T / 3 8 6 C H IP S e t”


    OCR Scan
    PDF Q0Q12S5 82C301, 82C302, 82A303, 82A304, 82A305, 82A306 CS8230: AT/386 100ns intel 82C301 CS8232 82C301 CS8232-16 82c306 82c302 t509 t435 crystal lt 116d 83C206