X009
Abstract: MGAB A10 fbnl MGAB
Text: TEMx28 Device 21/28 Channel Dual Bus High Density Mapper TXC-04222 DESCRIPTION • Add/drop up to 28 E1, DS1, or VT/TU payloads from two add and two drop STM-1/VC4, STS-3 buses • Add bus and drop bus timing modes • Cross mapping applications DS1 mapped to/from
|
Original
|
PDF
|
TEMx28
TXC-04222
VT2/TU-12s)
TXC-04222-MB
X009
MGAB A10
fbnl
MGAB
|
APM 4317
Abstract: Installation guide for RBS g24 Data Module max 202 rs232 driver old fm radio diagram EASY256 MUNICH256 Mainboard Schematics history MUNICH256F rs232 abel sender receiver
Text: Tool Descri ption , DS 1, Septem ber 2000 E A S Y 2 56 E v a lu a tio n S y s te m f or M UN IC H2 5 6 /F / F M Ve rsi o n 2. 1 Da ta c o m N e v e r s t o p t h i n k i n g . Edition 09.00 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany
|
Original
|
PDF
|
D-81541
EASY256
APM 4317
Installation guide for RBS
g24 Data Module
max 202 rs232 driver
old fm radio diagram
EASY256
MUNICH256
Mainboard Schematics history
MUNICH256F
rs232 abel sender receiver
|
automatic change over switch circuit diagram
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section II. Clock Management This section provides information on clock management in Stratix II GX devices. It describes the enhanced and fast phase-locked loops PLLs that support clock management and synthesis for on-chip clock management, external system clock management, and high-speed I/O interfaces.
|
Original
|
PDF
|
|
cd 1619 CP
Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
altera stratix II fpga
Abstract: DDR2 sdram pcb layout guidelines vhdl code for watchdog timer of ATM
Text: Stratix II Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
HDB3 AMI ENCODER DECODER
Abstract: RMF22 BELLCORE TSY 11 ak 30 a4 RMF23 HDB3 to nrz remote control encoder decoder 345 attenuator a2 2625 Accunet
Text: 28 +1 Channel High Density T1/E1/J1 Line Interface Unit IDT82P2828 Version June 28, 2005 2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A. 2005 Integrated Device Technology, Inc.
|
Original
|
PDF
|
IDT82P2828
rDT82P2816
640-pin
BH640)
82P2828
HDB3 AMI ENCODER DECODER
RMF22
BELLCORE TSY
11 ak 30 a4
RMF23
HDB3 to nrz
remote control encoder decoder
345 attenuator
a2 2625
Accunet
|
640-Pin
Abstract: TDN21 TMF18 11 ak 30 a4 MOTOROLA Cross Reference Search GR-253-CORE GR-499-CORE IDT82P2821 RDN11 TMF20
Text: 21 +1 Channel High Density T1/E1/J1 Line Interface Unit IDT82P2821 Version June 28, 2005 2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A. 2005 Integrated Device Technology, Inc.
|
Original
|
PDF
|
IDT82P2821
rDT82P2816
640-pin
BH640)
82P2821
TDN21
TMF18
11 ak 30 a4
MOTOROLA Cross Reference Search
GR-253-CORE
GR-499-CORE
IDT82P2821
RDN11
TMF20
|
automatic change over switch circuit diagram
Abstract: linear handbook clock chip differential ring oscillator led using clock circuit diagram with AGX52005-1 SSTL-18 SPREAD-SPECTRUM SYSTEM
Text: Section II. Clock Management This section provides information on clock management in Arria GX devices. It describes the enhanced and fast phase-locked loops PLLs that support clock management and synthesis for on-chip clock management, external system clock management, and high-speed I/O interfaces.
|
Original
|
PDF
|
|
add round key for aes algorithm
Abstract: detail of half adder ic DIN 5463 2-bit half adder handbook texas instruments IC to design 2 by 2 binary multiplier SE 135 pin configuration verilog code for twiddle factor ROM transistor c789 6A ep3sl1501152
Text: Stratix III Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Version: Document Date: 10.0 2.1 July 2010 Copyright © 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
B17C
Abstract: teradyne flex tester AGX52001-1 AGX52002-1 AGX52003-1 AGX52004-1 AGX52005-1 AGX52006-1 AGX52007-1 AGX52008-1
Text: Arria GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com AGX5V2-1.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
152-pin
B17C
teradyne flex tester
AGX52001-1
AGX52002-1
AGX52003-1
AGX52004-1
AGX52005-1
AGX52006-1
AGX52007-1
AGX52008-1
|
1553 VHDL
Abstract: class 10 up board Datasheet 2012 PS 229 T M 2313 SII5V1-2 CMOS applications handbook T 2109 verilog code pipeline ripple carry adder vhdl code for FFT 32 point EP2S15
Text: Stratix II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com SII5V1-2.1 Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
446H
Abstract: 451H RDN11 GR-253-CORE GR-499-CORE IDT82P2821 640-Pin
Text: 21 +1 Channel High-Density T1/E1/J1 Line Interface Unit IDT82P2821 Version 3 February 6, 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: 1-800-345-7015 or 408-284-8200• TWX: 910-338-2070 • FAX: 408-284-2775 Printed in U.S.A.
|
Original
|
PDF
|
IDT82P2821
640-pin
BH640)
BHG640)
82P2821
446H
451H
RDN11
GR-253-CORE
GR-499-CORE
IDT82P2821
|
Untitled
Abstract: No abstract text available
Text: 19-4750; Rev 1; 7/11 DS34S132 32-Port TDM-over-Packet IC General Description The IETF PWE3 SAToP/CESoPSN/HDLC-compliant DS34S132 provides the interworking functions that are required for translating TDM data streams into and out of TDM-over-Packet TDMoP data streams
|
Original
|
PDF
|
DS34S132
32-Port
DS34S132
100/1000Mbps
64Kbps
048Mbps
|
EP3SE50
Abstract: glitch removing ICs for counter signals
Text: 6. Clock Networks and PLLs in Stratix III Devices SIII51006-1.1 Introduction Stratix III devices provide a hierarchical clock structure and multiple PLLs with advanced features. The large number of clocking resources, in combination with the clock synthesis precision provided by the PLLs,
|
Original
|
PDF
|
SIII51006-1
EP3SE50
glitch removing ICs for counter signals
|
|
|
automatic change over switch circuit diagram
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: 7. PLLs in Stratix II and Stratix II GX Devices SII52001-4.5 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.
|
Original
|
PDF
|
SII52001-4
automatic change over switch circuit diagram
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
|
free transistor equivalent book
Abstract: HD-SDI over sdh 3D123 CEI 23-16 Chapter 3 Synchronization diode handbook GX 010 texas handbook transistor DATA REFERENCE handbook vhdl code for 16 prbs generator
Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
pin configuration of IC 1619
Abstract: pin configuration for half adder U 1560 CQ 245 D 1609 VO A1 JD 1801 dct verilog code jd 1801 data sheet logic diagram to setup adder and subtractor LPM 562 force sensor sensor 3414
Text: Stratix II Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V1-4.4 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
transistor 5503 dm
Abstract: hpc 3062 power module si 3101 schematic diagram HYBRID SYSTEMS ADC 560-3 lsp 5503 transistor horizontal c 5936 IC transistor linear handbook 4 pins jd 1803 transistor SI 6822
Text: Stratix III Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Version: Document Date: 10.0 2.2 March 2011 Copyright © 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
EP3SL50,
EP3SL110,
EP3SE80.
transistor 5503 dm
hpc 3062
power module si 3101 schematic diagram
HYBRID SYSTEMS ADC 560-3
lsp 5503
transistor horizontal c 5936
IC transistor linear handbook
4 pins jd 1803
transistor SI 6822
|
verilog code for 4 bit ripple COUNTER
Abstract: Quartus II Handbook version 9.1 image processing
Text: Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration and JTAG boundaryscan testing information, DC operating conditions, AC timing
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Stratix III Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIII5V1-1.4 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
a 1757 transistor
Abstract: Cyclone II FPGA vhdl code for asynchronous fifo TH 2028 3414 TRANSISTOR
Text: Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration and JTAG boundaryscan testing information, DC operating conditions, AC timing
|
Original
|
PDF
|
|
A1GK
Abstract: No abstract text available
Text: Stratix III Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SIII5V1-1.0 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
1760-pin
760-Pin
A1GK
|
intel 7882
Abstract: Tepro Technology TE 2395 motorola 431an TXC-06830 431and
Text: TEPro Device Channelized DS3 Access Solution TXC-06830 DATA SHEET PRODUCT PREVIEW LINE SIDE DS1/E1 Monitor Port 4 DS1/E1/DS3 interface, 145 TEPro™ TXC-06830 is a RISC processor-based device that supports the requirements of next-generation channelized DS3 access
|
Original
|
PDF
|
TXC-06830
TXC-06830)
096-channel
intel 7882
Tepro Technology
TE 2395 motorola
431an
TXC-06830
431and
|
RNRZ15
Abstract: DS21352 DS2141A DS2151 DS2152 DS21552 DS21Q352 DS21Q552 DS3120 DS3120N
Text: PREMILINARY – 2/16/00 Version 3 DS3120 28 Channel T1 Framer www.dalsemi.com FEATURES • • • • • • • • • • • • • • • • • 28 T1 DS1/ISDN–PRI/J1 framing transceivers All 28 framers are fully independent Directly supports loop timing & external
|
Original
|
PDF
|
DS3120
SLC-96
64-byte
DS3120
DS3120N
RNRZ15
DS21352
DS2141A
DS2151
DS2152
DS21552
DS21Q352
DS21Q552
DS3120N
|