Untitled
Abstract: No abstract text available
Text: JESD204B Clock Generator with 14 LVDS/HSTL Outputs AD9528 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS High performance wireless transceivers LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation
|
Original
|
JESD204B
AD9528
JESD204B
OUT13/
OUT13
CP-72-6)
AD9528BCPZ
AD9528BCPZ-REEL7
|
PDF
|
Untitled
Abstract: No abstract text available
Text: JESD204B Clock Generator with 14 LVDS/HSTL Outputs AD9528 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS High performance wireless transceivers LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation
|
Original
|
JESD204B
AD9528
JESD204B
OUT13/
OUT13
CP-72-6)
AD9528BCPZ
AD9528BCPZ-REEL7
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Low Jitter Clock Generator with 6 LVPECL/LVDS/HSTL/13 LVCMOS Outputs AD9524 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
|
Original
|
LVPECL/LVDS/HSTL/13
AD9524
AD9524BCPZ
AD9524BCPZ-REEL7
AD9524/PCBZ
48-Lead
CP-48-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Low Jitter Clock Generator with 14 LVPECL/LVDS/HSTL/29 LVCMOS Outputs AD9523 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
|
Original
|
LVPECL/LVDS/HSTL/29
AD9523
OUT12,
OUT12
CP-72-6)
AD9523BCPZ
AD9523BCPZ-REEL7
AD9523/PCBZ
72-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Low Jitter Clock Generator with 14 LVPECL/LVDS/HSTL/29 LVCMOS Outputs AD9523-1 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
|
Original
|
LVPECL/LVDS/HSTL/29
AD9523-1
OUT10,
OUT10
OUT13,
OUT13
AD9523-1BCPZ
AD9523-1BCPZ-REEL7
AD9523-1/PCBZ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FEATURES FUNCTIONAL BLOCK DIAGRAM Output frequency: <1 MHz to 1 GHz Start-up frequency accuracy: <±100 ppm determined by VCXO reference accuracy Zero delay operation Input-to-output edge timing: <150 ps 14 outputs: configurable LVPECL, LVDS, HSTL, and LVCMOS
|
Original
|
AD9523
23/PCBZ
72-Lead
CP-72-6
CP-72-6
06-25-2012-C
AD9523
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs AD9524 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
|
Original
|
AD9524
CP-48-1)
AD9524BCPZ
AD9524BCPZ-REEL7
AD9524/PCBZ
48-Lead
D09081-0-1/14
CP-48-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs AD9524 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
|
Original
|
48-Lead
CP-48-1)
AD9524BCPZ
AD9524BCPZ-REEL7
AD9524/PCBZ
CP-48-1
CP-48-1
D09081-0-2/13
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVPECL/24 CMOS Output Clock Generator AD9520-5 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM CP REFIN REF2 CLK CLK DIVIDER AND MUXES ZERO DELAY LVPECL/ CMOS DIV/Φ OUT0 OUT1 OUT2 DIV/Φ OUT3 OUT4 OUT5 DIV/Φ OUT6 OUT7 OUT8 DIV/Φ OUT9 OUT10 OUT11 SPI/I2C CONTROL
|
Original
|
1-to-32
AD9520-5BCPZ
AD9520-5BCPZ-REEL7
AD9520-5/PCBZ
64-Lead
CP-64-4
CP-64-4
AD9520-5
AD9520-5
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVPECL/24 CMOS Output Clock Generator AD9520-5 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVPECL/24
AD9520-5
OUT10
OUT11
CP-64-4
AD9520-5BCPZ
AD9520-5BCPZ-REEL71
AD9520-5/PCBZ1
64-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVDS/24 CMOS Output Clock Generator AD9522-5 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVDS/24
AD9522-5
AD9522-51
DIV220-VMMD-4
091707-C
64-Lead
CP-64-4
AD9522-5BCPZ
AD9522-5BCPZ-REEL71
AD9522-5/PCBZ1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10GFC, Synchronous Ethernet, OTU2/3/4 Forward error correction G.710 Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
|
Original
|
LVPECL/24
AD9520-3
operat64-Lead
CP-64-4
AD9520-3BCPZ
AD9520-3BCPZ-REEL7
AD9520-3/PCBZ
64-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data Sheet 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO AD9520-0 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10GFC, Synchronous Ethernet, OTU2/3/4
|
Original
|
LVPECL/24
AD9520-0
oper64-Lead
CP-64-4
AD9520-0BCPZ
AD9520-0BCPZ-REEL7
AD9520-0/PCBZ
64-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data Sheet 12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO AD9520-4 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10GFC, Synchronous Ethernet, OTU2/3/4
|
Original
|
LVPECL/24
AD9520-4
T64-Lead
CP-64-4
AD9520-4BCPZ
AD9520-4BCPZ-REEL7
AD9520-4/PCBZ
64-Lead
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Data Sheet 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO AD9520-2 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10GFC, Synchronous Ethernet, OTU2/3/4
|
Original
|
LVPECL/24
AD9520-2
ope64-Lead
CP-64-4
AD9520-2BCPZ
AD9520-2BCPZ-REEL7
AD9520-2/PCBZ
64-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO AD9520-1 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVPECL/24
AD9520-1
AD9520-11
MO-220-VMMD-4
091707-C
64-Lead
CP-64-4
AD9520-1BCPZ
AD9520-1BCPZ-REEL71
AD9520-1/PCBZ1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO AD9520-0 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVPECL/24
AD9520-0
AD9520-01
MO-220-VMMD-4
091707-C
64-Lead
CP-64-4
AD9520-0BCPZ
AD9520-0BCPZ-REEL71
AD9520-0/PCBZ1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2 GHz VCO AD9520-3 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVPECL/24
AD9520-3
AD9520-31
MO-220-VMMD-4
091707-C
64-Lead
CP-64-4
AD9520-3BCPZ
AD9520-3BCPZ-REEL71
AD9520-3/PCBZ1
|
PDF
|
Sine Wave Generator stp 2740
Abstract: No abstract text available
Text: FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710 Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
|
Original
|
AD9522-41
64-Lead
CP-64-4)
AD9522-4BCPZ
AD9522-4BCPZ-REEL7
AD9522-4/PCBZ
D07225-0-3/15
CP-64-4
Sine Wave Generator stp 2740
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO AD9520-4 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVPECL/24
AD9520-4
AD9520-41
MO-220-VMMD-4
091707-C
64-Lead
CP-64-4
AD9520-4BCPZ
AD9520-4BCPZ-REEL71
AD9520-4/PCBZ1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVDS/24 CMOS Output Clock Generator with Integrated 2.4 GHz VCO AD9522-1 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVDS/24
AD9522-1
AD9522-11
64-Lead
CP-64-4
AD9522-1BCPZ
AD9522-1BCPZ-REEL71
AD9522-1/PCBZ1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO AD9520-2 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVPECL/24
AD9520-2
AD9520-21
MO-220-VMMD-4
091707-C
64-Lead
CP-64-4
AD9520-2BCPZ
AD9520-2BCPZ-REEL71
AD9520-2/PCBZ1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO AD9522-2 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVDS/24
AD9522-2
AD9522-21
64-Lead
CP-64-4
AD9522-2BCPZ
AD9522-2BCPZ-REEL71
AD9522-2/PCBZ1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 12 LVDS/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO AD9522-4 FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction G.710
|
Original
|
LVDS/24
AD9522-4
AD9522-41
64-Lead
CP-64-4
AD9522-4BCPZ
AD9522-4BCPZ-REEL71
AD9522-4/PCBZ1
|
PDF
|