00C2H
Abstract: No abstract text available
Text: MX27C4100/27C4096 4M-BIT [512K x 8/256K x 16] CMOS EPROM FEATURES • 256K x 16 organization MX27C4096, JEDEC pin • • • • • • • • out 512K x 8 or 256K x 16 organization(MX27C4100, ROM pin out compatible) +12.5V programming voltage Fast access time: 100/120/150 ns
|
Original
|
MX27C4100/27C4096
8/256K
MX27C4096,
MX27C4100,
100uA
MX27C4100/4096
MX27C4096)
MX27C4100)
PM0197
FEB/25/2000
00C2H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MX27C8100 8M-BIT [1M x8/512K x16] CMOS OTP ROM FEATURES • • • • • • Operating current: 60mA • Standby current: 100uA • Package type: 1M x 8 or 512K x 16 organization +12.5V programming voltage Fast access time: 100/120/150/200 ns Totally static operation
|
Original
|
MX27C8100
x8/512K
100uA
MX27C8100
PM0261
JAN/12/2000
|
PDF
|
MX27C8111
Abstract: No abstract text available
Text: Introduction Selection Guide PRELIMINARY MX27C8111 8M-BIT[1M x 8/512K x 16] CMOS OTP ROM WITH PAGE MODE FEATURES • • • • • • With Page Mode function, 8-word/16-byte page 1M x 8 or 512K x 16 organization +12.5V programming voltage Fast access time:90/100/120/150 ns
|
Original
|
MX27C8111
8/512K
8-word/16-byte
MX27C8111
90/50ns.
|
PDF
|
MX27C4111
Abstract: No abstract text available
Text: PRELIMINARY MX27C4111 4M-BIT [512K x8/256K x16] CMOS EPROM WITH PAGE MODE FEATURES • • • • • • • • • • With Page Mode function, 8-word/16-byte page 512K x 8 or 256K x 16 organization +12.5V programming voltage Fast access time: 90/100/120/150 ns
|
Original
|
MX27C4111
x8/256K
8-word/16-byte
100uA
MX27C4111
MAR/02/2000
AUG/20/2001
|
PDF
|
MX27C4111
Abstract: No abstract text available
Text: Introduction Selection Guide PRELIMINARY MX27C4111 4M-BIT 512K x 8/256K x 16 CMOS EPROM WITH PAGE MODE FEATURES • • • • • • With Page Mode function, 8-word/16-byte page 512K x 8 or 256K x 16 organization +12.5V programming voltage Fast access time: 90/100/120/150 ns
|
Original
|
MX27C4111
8/256K
8-word/16-byte
MX27C4111
|
PDF
|
MX27C1610PC-10
Abstract: IN3064 MX27C1610 MX27C1610MC-15
Text: Introduction Selection Guide ADVANCED INFORMATION MX27C1610 16M-BIT[2M x 8/1M x 16] CMOS OTP ROM FEATURES • • • • • 2M x 8 or 1M x 16 organization +12.5V programming voltage Fast access time: 100/120/150/200 ns Totally static operation Completely TTL compatible
|
Original
|
MX27C1610
16M-BIT
MX27C1610
16M-bit,
MX27C1610PC-10
IN3064
MX27C1610MC-15
|
PDF
|
MX27C8100
Abstract: No abstract text available
Text: Introduction Selection Guide MX27C8100 8M-BIT[1M x 8/512K x 16] CMOS OTP ROM FEATURES • • • • • 1M x 8 or 512K x 16 organization +12.5V programming voltage Fast access time: 100/120/150/200 ns Totally static operation Completely TTL compatible • Operating current: 60mA
|
Original
|
MX27C8100
8/512K
MX27C8100
|
PDF
|
D1825
Abstract: d1833 AN-265 D1531
Text: APPLICATION NOTE AN-265 BUS MATCHING WITH IDT FIFOs BUS MATCHING The following diagrams show how an external byte-oriented bus should be mapped to the 9-bit oriented FIFO. The Bus Matching feature offered in the SuperSync II family is a powerful feature designed to eliminate external MUXes. When used in applications where
|
Original
|
AN-265
36-bit
16-bit
32-bit
IDT72V263
IDT72V273
IDT72V283
IDT72V293
IDT72V2103
IDT72V2113
D1825
d1833
AN-265
D1531
|
PDF
|
MX27C4100DC
Abstract: MX27C4096DC-10 mx27C4100DC-10 MX27C4100DC-12 mx27c4096dc EPROM sop 40 MX27C transistor organ MX27C4096 MX27C4100
Text: INDEX MX27C4100/27C4096 4M-BIT [512K x 8/256K x 16] CMOS EPROM FEATURES • Operating current: 60mA • Standby current: 100uA • Package type: • 256K x 16 organization MX27C4096, JEDEC pin out • 512K x 8 or 256K x 16 organization(MX27C4100, • •
|
Original
|
MX27C4100/27C4096
8/256K
100uA
MX27C4096,
MX27C4100,
MX27C4100/4096
MX27C4096)
MX27C4100)
100uA
PM0197
MX27C4100DC
MX27C4096DC-10
mx27C4100DC-10
MX27C4100DC-12
mx27c4096dc
EPROM sop 40
MX27C
transistor organ
MX27C4096
MX27C4100
|
PDF
|
AU-6433
Abstract: ISL6251 AU6433-B52-GBL-GR am4825p CN603 CN701 d8107 1000-F50E-02R fdmc4435bz s104 85a
Text: 5 4 3 2 1 D D ACER_BAP51/BAP52 C C MINI-CARD BOARD 2009.06.30 B B A A EE DRAWER DESIGN CHECK RESPONSIBLE SIZE= FILE NAME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX 5 4 3 2 DATE POWER DATE INVENTEC D-CS-1310A2271201-ALG TITLE BAP51/BAP52 MINI-CARD/B VER: CODE SIZE Custom A01
|
Original
|
BAP51/BAP52
D-CS-1310A2271201-ALG
BAP51/BAP52
CN702
CLK32
P00225
1/16W
TC7SZ08FU
6019B0090701
AU-6433
ISL6251
AU6433-B52-GBL-GR
am4825p
CN603
CN701
d8107
1000-F50E-02R
fdmc4435bz
s104 85a
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MX27C2100/27C2048 2M-BIT [256Kx8/128x16] CMOS EPROM FEATURES • • • • • 128K x 16 organization MX27C2048, JEDEC pin out • 256K x 8 or 128K x 16 organization(MX27C2100, ROM pin out compatible) • +12.5V programming voltage • Fast access time: 55/70/90/120/150 ns
|
Original
|
MX27C2100/27C2048
256Kx8/128x16]
MX27C2048,
MX27C2100,
100uA
MX27C2048)
MX27C2100/2048
MX27C2100)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MX27C1100/27C1024 1M-BIT [128K x 8/64K x 16] CMOS EPROM FEATURES • 64K x 16 organization MX27C1024, JEDEC pin • • • • • • Operating current: 40mA • Standby current: 100uA • Package type: out 128K x 8 or 64K x 16 organization(MX27C1100, ROM pin out compatible)
|
Original
|
MX27C1100/27C1024
8/64K
MX27C1024,
100uA
MX27C1100,
40pin
MX27C1024
MX27C1024)
MX27C1100)
FEB/25/2000
|
PDF
|
MX27C2048
Abstract: No abstract text available
Text: Introduction ADVANCED INFORMATION MX27L2048 2M-BIT 256K x 8/128K x 16 CMOS EPROM FEATURES • • • • • 128K x 16 organization(MX27C2048, JEDEC pin out) +12.5V programming voltage Fast access time: 150/200/250 ns Totally static operation Completely TTL compatible
|
Original
|
MX27L2048
8/128K
MX27C2048,
MX27L2048
MX27L2048)
MX27C2048
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Introduction Selection Guide ADVANCED INFORMATION MX27C1611 16M-BIT[2M x 8/1M x 16] CMOS OTP ROM WITH PAGE MODE FEATURES • • • • • • With Page Mode function, 8-word/16-byte page 2M x 8 or 1M x 16 organization +12.5V programming voltage Fast access time:100/120/150 ns
|
Original
|
MX27C1611
16M-BIT
8-word/16-byte
MX27C1611
100/50ns.
|
PDF
|
|
|
27C4100
Abstract: 27c4096 27C4096 eprom ups vh 2000 MX27C4096 MX27C4100 MX27C4096Q
Text: MX27C4100/27C4096 4M-BIT [512K x 8/256K x 16] CMOS EPROM FEATURES • 256K x 16 organization MX27C4096, JEDEC pin • • • • • • • • out 512K x 8 or 256K x 16 organization(MX27C4100, ROM pin out compatible) +12.5V programming voltage Fast access time: 100/120/150 ns
|
Original
|
MX27C4100/27C4096
8/256K
MX27C4096,
MX27C4100,
100uA
MX27C4100/4096
MX27C4096)
MX27C4100)
singP14
FEB/25/2000
27C4100
27c4096
27C4096 eprom
ups vh 2000
MX27C4096
MX27C4100
MX27C4096Q
|
PDF
|
f11u
Abstract: FC 0012 TSOP 50 PIN cs-7sa CS7SA k0219 EN5055
Text: Ordering number : EN5055 _ CMOS LSI No. 5055 LC382161T-17 IS ipîppi; 2 MEG 65536 words x 16 bits x 2 banks Synchronous DRAM J 8¡|lí¡Bí: 1 Overview Package Dimensions The LC382161 series products are 3.3 V single-voltage power supply synchronous DRAMs with a 65536-word x
|
OCR Scan
|
EN5055
LC382161T-17
LC382161
65536-word
16-bit
50-pin
f11u
FC 0012
TSOP 50 PIN
cs-7sa
CS7SA
k0219
EN5055
|
PDF
|
27l41
Abstract: No abstract text available
Text: IWKIC M X 2 7 U 1 0 0 / 27L4096 4 M -BIT 5 1 2 K x 8 / 2 5 6 K x 1 6 CM OS EPROM FEATURES • 256K x 16 organization(MX27L4096, JEDEC pin out) • 512K x 8 or 256K x 16 organization(MX27L4100, ROM pin out compatible) • Wide voltage range, 2.7V to 3.6V
|
OCR Scan
|
27L4096
MX27L4096,
MX27L4100,
MX27L4100/4096
MX27L4096)
MX27L4100)
27l41
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IW Â O T Â i û i P OiFÛPMÂTOÛi M X2 7 Cl 6 1 O K IC 1 6 M -BIT[2 M X 8/ 1 M x 1 6] CMOS OTP ROM FEATURES • • • • • 2M x 8 or 1M x 16 organization +12.5V programming voltage Fast access time: 100/120/150/200 ns Totally static operation Completely TTL compatible
|
OCR Scan
|
MX27C1610
16M-bit,
44-PIN
MX27C1610
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MXIC MX27C41 0 0 / 2 7 0 4 0 9 6 4 M -BIT 5 1 2 K x 8 / 2 5 6 K x 1 6 CM OS EPROM FEATURES 256K x 16 organization(MX27C4096, JEDEC pin out) 512K x 8 or 256K x 16 organization(MX27C4100, ROM pin out compatible) +12.5V programming voltage Fast access time: 100/120/150 ns
|
OCR Scan
|
MX27C41
MX27C4096,
MX27C4100,
MX27C4100/4096
MX27C4096)
MX27C4100)
MX27C4100/
27C4096
40-PIN
|
PDF
|
MX27C8100PC-17
Abstract: MX27C8100DC-20
Text: I L Ä f M Y M X 2 7C 8 1O O S M -a m iM X 8 / 5 - 1 2 K x I B C A M » 0>RO M FEATURES • • • • • 1 M x 8 o r 5 1 2 K x 1 6 organization +12.5V programming voltage Fast access time: 120/150/175/200 ns Totally static operation Completely TTL compatible
|
OCR Scan
|
MX27C8100
ouC-20
MX27C81QQPC-12
MX27C8100PC-15
MX27C8100PC-17
MX27C8100PC-20
MX27C8100MC-12
MX27C8100MC-15
MX27C8100M
MX27C8100MC-
MX27C8100DC-20
|
PDF
|
X27C4
Abstract: MX27C4096DC-12 MX27C4096DC 27c4100
Text: [P ^E L D M O liM ß W M X IC M X27C 4100/27C4096 4IN/I-BITI51SK x 8 /2 5 B K x 1 B CMOS EPROM FEATURES • 256K x 16 organization MX27C4096, JEDEC pin out) • 512K x 8 or 256K x 16 organization(MX27C4100, ROM pin out compatible) • +12.5V programming voltage
|
OCR Scan
|
4100/27C4096
4IN/I-BITI51SK
MX27C4096,
MX27C4100,
MX27C4100/4096
MX27C4096)
MX27C4100)
MX27C4100PC-12
MX27C4100PC-15
MX27C4100PC-90
X27C4
MX27C4096DC-12
MX27C4096DC
27c4100
|
PDF
|
mx27C4100DC-10
Abstract: No abstract text available
Text: IW K IC rad M X 2 7C 4 1 0 0/27C4096-10 4 M - B I T { 5"1 2 K x 8 / 2 5 6 K x 1 6 J C M O S E P R O M FEATURES • 256K x 16 organization MX27C4096, JEDEC pin out • 512K x 8 or 256K x 16 organization(MX27C4100, ROM pin out compatible) • +12.5V programming voltage
|
OCR Scan
|
MX27C41
00/27C4096-10
MX27C4096,
MX27C4100,
MX27C4100/4096
MX27C4096)
MX27C4100)
X27C4100/S7C4096-10
MX27C4100DC-10
MX27C4096DC-10
mx27C4100DC-10
|
PDF
|
marking q815
Abstract: No abstract text available
Text: H Y U N D A I - « H Y 512260 128Kx16. CMOS DRAM wlth/2CAS DESCRIPTION This family is a 2M bit dynamic RAM organized 131,072 x 16-bit configuration with CMOS DRAMs. The circuit and process design allow this device to achieve high performance and low power dissipation. Independent read and write of upper and
|
OCR Scan
|
128Kx16.
16-bit
16-bits
marking q815
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM038329PQ6 IBM038329NQ6 256K x 32 Synchronous Graphics RAM Features • Fully synchronous; all signals registered on pos itive edge of system clock. • Internal pipelined operation; column address can be changed every clock cycle. • Dual internal banks for hiding row precharge;
|
OCR Scan
|
IBM038329PQ6
IBM038329NQ6
100-pin
133Mhz
|
PDF
|
