Untitled
Abstract: No abstract text available
Text: PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Features Description • PLL clock distribution optimized for SSTL_2 DDR SDRAM applications. • Distributes one differential clock input pair to five differential clock output pairs. • Inputs CLK,CLK and (FBIN,FBIN): SSTL_2
|
Original
|
PI6CV855
28-pin
PI6CV855
MO-153F/AE
28-Pin,
173-Mil
PI6CV855LE
PS8545D
|
PDF
|
PI6CV855
Abstract: PI6CV855LE
Text: PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Features Description • PLL clock distribution optimized for SSTL_2 DDR SDRAM applications. • Distributes one differential clock input pair to five differential clock output pairs. • Inputs CLK,CLK and (FBIN,FBIN): SSTL_2
|
Original
|
PI6CV855
28-pin
PI6CV855
MO-153F/AE
28-Pin,
173-Mil
PI6CV855LE
PS8545D
PI6CV855LE
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Features Description • PLL clock distribution optimized for SSTL_2 DDR SDRAM applications. • Distributes one differential clock input pair to five differential clock output pairs. • Inputs CLK,CLK and (FBIN,FBIN): SSTL_2
|
Original
|
PI6CV855
28-pin
PI6CV855
MO-153F/AE
28-Pin,
173-Mil
PI6CV855LE
PS8545D
|
PDF
|