MS-16371
Abstract: TST*1284 LVC-C30SFYG intel g41 msi Socket AM2 8101E TST12 M31-3904078-W03 intel crb slg 63237-1
Text: 5 4 3 MS-16371 VER : 1.0 D C B 01 : BLOCK DIAGRAM 02 : PLATFORM 03 : Merom-1 HOST BUS 04 : Merom-2 (POWER/GND) 05 : CRESTLINE-1 (HOST BUS) 06 : CRESTLINE-2 (DMI/VGA) 07 : CRESTLINE-3 (DDR) LVDS 08 : CRESTLINE-4 (POWER-1) Page 14 09 : CRESTLINE-5 (POWER-2)
|
Original
|
PDF
|
MS-16371
667/800MHz
SLG8SP512)
ENE3910-LFQP176)
OZ711SP1
Bus/1394)
OZ711SP1-2
RTL811SD54548
TC017PS
N71-0100900-D02
TST*1284
LVC-C30SFYG
intel g41 msi
Socket AM2
8101E
TST12
M31-3904078-W03
intel crb slg
63237-1
|
LCM-S02002DSR
Abstract: No abstract text available
Text: LatticeECP3 Video Protocol Board – Revision C User’s Guide October 2012 Revision: EB52_01.3 LatticeECP3 Video Protocol Board – Revision C User’s Guide Introduction The LatticeECP3™ FPGA family includes many features for video applications. For example, DisplayPort, SMPTE
|
Original
|
PDF
|
BLM21AG601SN1D
LCM-S02002DSR
|
prbs pattern generator using vhdl
Abstract: BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1113
TN1149
TN1102
TN1103
TN1105
TN1107
TN1108
TN1109
TN1124
prbs pattern generator using vhdl
BUT16
|
QD004
Abstract: BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 03.5, February 2008 LatticeECP2/M Family Handbook Table of Contents February 2008 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1124
TN1108
TN1113
TN1105
TN1104
QD004
BUT16
|
sgmii switch
Abstract: No abstract text available
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.5, November 2009 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 Features Pre-Engineered Source Synchronous I/O • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
LFE2M50,
LFE2M70
LFE2M100
LFE2M20E/SE
LFE2M35E/SE
sgmii switch
|
Untitled
Abstract: No abstract text available
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.0, February 2008 LatticeECP2/M Family Data Sheet Introduction August 2007 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
LVCMOS33D
1152-fpBGA
ECP2M70
ECP2M100.
|
IDT DATECODE MARKINGS
Abstract: 12/24 v dc-dc driver schematic F28-F29 CHN L30 pr77a LFE2M20E-5FN484C CHN 816 BUT16 diode din 4147 DIODE sm dda st r12 KS 21604 L21
Text: LatticeECP2/M Family Handbook HB1003 Version 04.3, March 2009 LatticeECP2/M Family Handbook Table of Contents March 2009 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1104
TN1108
TN1124
TN1162,
TN1102
TN1107
TN1113
IDT DATECODE MARKINGS
12/24 v dc-dc driver schematic F28-F29
CHN L30
pr77a
LFE2M20E-5FN484C
CHN 816
BUT16
diode din 4147
DIODE sm dda st r12
KS 21604 L21
|
PR79A
Abstract: PR65A PR83a PR88A PR97A PR74A pr41a PR50A ASP-122953-01 PR91A
Text: LatticeECP3 I/O Protocol Board to Texas Instruments ADC/DAC Adapter Board User’s Guide May 2010 Revision: EB54_01.2 Lattice Semiconductor LatticeECP3 I/O Protocol Board to Texas Instruments ADC/DAC Adapter Board User’s Guide Introduction The LatticeECP3 I/O Protocol Board to TI ADC/DAC Adapter provides a convenient platform to evaluate, test
|
Original
|
PDF
|
LatticeECP3-150
ADS6425
DAC5682Z
PR79A
PR65A
PR83a
PR88A
PR97A
PR74A
pr41a
PR50A
ASP-122953-01
PR91A
|
bsc25-0218a aa26-00238a
Abstract: MDLS-20265
Text: LatticeECP3 I/O Protocol Board – Revision C User’s Guide March 2012 Revision: EB48_01.4 LatticeECP3 I/O Protocol Board – Revision C User’s Guide Introduction The LatticeECP3™ I/O Protocol Board provides a convenient platform to evaluate, test and debug user designs
|
Original
|
PDF
|
LatticeECP3-150
RS232
bsc25-0218a aa26-00238a
MDLS-20265
|
IDT DATECODE MARKINGS
Abstract: vhdl code for radix-4 fft B14 diode on semiconductor lfe2m35e7fn484c QD004 BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 04.6, May 2010 LatticeECP2/M Family Handbook Table of Contents May 2010 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1103
TN1105
TN1106
TN1113
TN1124
TN1149
IDT DATECODE MARKINGS
vhdl code for radix-4 fft
B14 diode on semiconductor
lfe2m35e7fn484c
QD004
BUT16
|
sgmii switch
Abstract: Pr83a
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.1, April 2008 LatticeECP2/M Family Data Sheet Introduction August 2007 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
1152-fpBGA
ECP2M70
ECP2M100.
LFE2M35
484/672fpBGA)
sgmii switch
Pr83a
|
equivalent bc 517
Abstract: c 4237 BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 04.2, January 2009 LatticeECP2/M Family Handbook Table of Contents January 2009 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1113
TN1124
TN1103
TN1104
TN1108
TN1162,
equivalent bc 517
c 4237
BUT16
|
MAX232 G4 SMD SOIC
Abstract: BNC c-sx-069 MT47H128M16HG-3 smd sot23-3 W32 76stc04t MT47H128M16HG v6 88 sgp R176169 B34 diode smd CS10-27.000MABJ-UT
Text: LatticeECP3 Video Protocol Board – Revision B User’s Guide March 2010 Revision: EB39_01.3 Lattice Semiconductor LatticeECP3 Video Protocol Board – Revision B User’s Guide Introduction The LatticeECP3™ FPGA family includes many features for video applications. For example, DisplayPort, SMPTE
|
Original
|
PDF
|
BLM21AG601SN1D
MAX232 G4 SMD SOIC
BNC c-sx-069
MT47H128M16HG-3
smd sot23-3 W32
76stc04t
MT47H128M16HG
v6 88 sgp
R176169
B34 diode smd
CS10-27.000MABJ-UT
|
sgmii specification ieee
Abstract: No abstract text available
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.8, April 2011 LatticeECP2/M Family Data Sheet Introduction July 2010 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
LFE2-12E/SE
LFE-20/SE
sgmii specification ieee
|
|
|
BCM54810
Abstract: No abstract text available
Text: HDR-60 Base Board – Revision B User’s Guide April 2014 Revision: EB70_01.2 HDR-60 Base Board – Revision B Introduction The HDR-60 Base Board provides a low-cost evaluation and demonstration platform to evaluate, test and debug image signal processing user designs or IP, including High Dynamic Range HDR cores targeted for the
|
Original
|
PDF
|
HDR-60
LatticeECP3-70)
BCM54810
|
marvel phy 88e1111 reference design
Abstract: Marvell 88E1111 layout guide SMD SOT23 transistor MARK Y2 88E1111 AN8077 smd k24 CW-P423-156.25MHZ C4161 BLM41PG600SN1L smd diode u1j
Text: LatticeECP3 Serial Protocol Board – Revision D User’s Guide July 2010 Revision: EB44_01.3 Lattice Semiconductor LatticeECP3 Serial Protocol Board – Revision D User’s Guide Introduction The LatticeECP3 Serial Protocol Board referred to in this document as “SPB” allows designers to investigate and
|
Original
|
PDF
|
thCJ-1VF1C104Z
50R-0402SMT
FC0402E50R0BTBST1
6R-0603SMT
1/10W
133MHZ
CCLD-033-50-133
10K-0402SMT
marvel phy 88e1111 reference design
Marvell 88E1111 layout guide
SMD SOT23 transistor MARK Y2
88E1111
AN8077
smd k24
CW-P423-156.25MHZ
C4161
BLM41PG600SN1L
smd diode u1j
|
MAX232 G4 SMD SOIC
Abstract: BNC c-sx-069 EIA3528 SEG NC318 MT47H128M16HG-3it u30k 16 seg led MT47H128M16HG-3 MT47H128M16HG nC66, fuse
Text: LatticeECP3 Video Protocol Board – Revision C User’s Guide March 2010 Revision: EB52_01.0 Lattice Semiconductor LatticeECP3 Video Protocol Board – Revision C User’s Guide Introduction The LatticeECP3™ FPGA family includes many features for video applications. For example, DisplayPort, SMPTE
|
Original
|
PDF
|
BLM21AG601SN1D
MAX232 G4 SMD SOIC
BNC c-sx-069
EIA3528
SEG NC318
MT47H128M16HG-3it
u30k
16 seg led
MT47H128M16HG-3
MT47H128M16HG
nC66, fuse
|
LCMX02280C
Abstract: LCMX02280 pr91a PR83a PB170A jtag cable lattice Schematic hw-dln-3c PB179B 78l05 sot23 ECP3-95E-7FN1156ES FG8 SERIES DIODES
Text: LatticeECP3 I/O Protocol Board – Revision C User’s Guide June 2010 Revision: EB48_01.3 Lattice Semiconductor LatticeECP3 I/O Protocol Board – Revision C User’s Guide Introduction The LatticeECP3™ I/O Protocol Board provides a convenient platform to evaluate, test and debug user designs
|
Original
|
PDF
|
LatticeECP3-150
RS232
LCMX02280C
LCMX02280
pr91a
PR83a
PB170A
jtag cable lattice Schematic hw-dln-3c
PB179B
78l05 sot23
ECP3-95E-7FN1156ES
FG8 SERIES DIODES
|
8e1111
Abstract: PWR1014A VITA-57 Vishay to277 ASP-134486-01 VITA57 PWR1014 TO277 16TQC100M TO-277
Text: LatticeECP3 AMC Evaluation Board – Revision B User’s Guide September 2010 Revision: EB56_01.0 LatticeECP3 AMC Evaluation Board – Revision B User’s Guide Lattice Semiconductor Introduction The LatticeECP3 AMC Evaluation Board allows designers to investigate and experiment with the features of the
|
Original
|
PDF
|
R76C2D"
R85C2D"
R112C2D"
R121C2D"
R60C2D"
8e1111
PWR1014A
VITA-57
Vishay to277
ASP-134486-01
VITA57
PWR1014
TO277
16TQC100M
TO-277
|
sgmii switch
Abstract: pb95b LFE2M35se 16x4 sram LFE2-50E-6FN484I LFE2M50e pr82a LFE2M50 pin out PR42
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.9, January 2012 LatticeECP2/M Family Data Sheet Introduction January 2012 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
42wherever
LFE2-12E/SE
LFE-20/SE
sgmii switch
pb95b
LFE2M35se
16x4 sram
LFE2-50E-6FN484I
LFE2M50e
pr82a
LFE2M50 pin out
PR42
|
c 4161
Abstract: LFE2M100E TQFP-208 0245 LFE2-12E-5TN144C PB50B TN144 PL90 LFE2-20E-6F484C PR66A LFE2M35E-7FN484C
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.6, March 2010 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
LFE2M20E/SE
LFE2M35E/SE
LFE2M50E/SE
LFE2M70E/SE
LFE2M100E/SE
LFE2-12E/SE
c 4161
LFE2M100E
TQFP-208 0245
LFE2-12E-5TN144C
PB50B
TN144
PL90
LFE2-20E-6F484C
PR66A
LFE2M35E-7FN484C
|
TCO2111-245.76MHZ
Abstract: SMD SOT23 transistor MARK Y2 C4161 CW-P423-156.25MHZ smd sot23-3 W32 CMOS PLD Programming Hardware and Software Support 32K153-400L5 ROSENBERGER 32K153-400L5 ROHM capacitor 100nf 16v 1005 x7r CW-P423
Text: LatticeECP3 Serial Protocol Evaluation Board – Revision D User’s Guide September 2009 Revision: EB44_01.1 LatticeECP3 Serial Protocol Evaluation Board – Revision D User’s Guide Lattice Semiconductor Introduction The LatticeECP3 Serial Protocol Evaluation Board referred to in this document as “SPB” allows designers to
|
Original
|
PDF
|
deCJ-1VF1C104Z
50R-0402SMT
FC0402E50R0BTBST1
6R-0603SMT
1/10W
133MHZ
CCLD-033-50-133
10K-0402SMT
TCO2111-245.76MHZ
SMD SOT23 transistor MARK Y2
C4161
CW-P423-156.25MHZ
smd sot23-3 W32
CMOS PLD Programming Hardware and Software Support
32K153-400L5
ROSENBERGER 32K153-400L5
ROHM capacitor 100nf 16v 1005 x7r
CW-P423
|
pj 48 diode
Abstract: BUT16 LD48
Text: LatticeECP2/M Family Handbook HB1003 Version 05.1, September 2011 LatticeECP2/M Family Handbook Table of Contents September 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1105
TN1107
TN1108
TN1109
TN1124
TN1102
TN1104
pj 48 diode
BUT16
LD48
|
KJ -V20
Abstract: QD004 BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 03.4, December 2007 LatticeECP2/M Family Handbook Table of Contents December 2007 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1108
TN1124
TN1109
TN1113
TN1105
KJ -V20
QD004
BUT16
|