Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PLSI2 Search Results

    SF Impression Pixel

    PLSI2 Price and Stock

    Rochester Electronics LLC ISPLSI2032-135LJ

    IC CPLD 32MC 7.5NS 44PLCC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ISPLSI2032-135LJ Bulk 60,124 79
    • 1 -
    • 10 -
    • 100 $3.81
    • 1000 $3.81
    • 10000 $3.81
    		Buy Now

    Rochester Electronics LLC ISPLSI-2032-135LT44

    IC CPLD 32MC 7.5NS 44TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ISPLSI-2032-135LT44 Bulk 29,196 76
    • 1 -
    • 10 -
    • 100 $3.99
    • 1000 $3.99
    • 10000 $3.99
    		Buy Now

    Rochester Electronics LLC ISPLSI2096-80LT

    IC CPLD 96MC 15NS 128TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ISPLSI2096-80LT Bulk 9,115 31
    • 1 -
    • 10 -
    • 100 $9.99
    • 1000 $9.99
    • 10000 $9.99
    		Buy Now

    Rochester Electronics LLC ISPLSI2032-150LT48

    IC CPLD 32MC 5.5NS 48TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ISPLSI2032-150LT48 Bulk 6,042 26
    • 1 -
    • 10 -
    • 100 $11.62
    • 1000 $11.62
    • 10000 $11.62
    		Buy Now

    Rochester Electronics LLC ISPLSI2096-125LQ

    EE PLD, 10NS, 96-CELL PQFP128
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ISPLSI2096-125LQ Bulk 4,770 18
    • 1 -
    • 10 -
    • 100 $16.92
    • 1000 $16.92
    • 10000 $16.92
    		Buy Now
    Find more PLSI2 price and stock on Findchips.com

    PLSI2 Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Type PDF
    PLSI2064 Lattice Semiconductor High Density Programmable Logic Original PDF
    PLSI2064V Lattice Semiconductor High Density Programmable Logic Original PDF

    PLSI2 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    plsi1016

    Abstract: No abstract text available
    Text: PA-L2032-TQ Data Sheet 44 pin TQFP socket/28 pin DIP 0.6” plug Supported Device/Footprints Adapter Construction This adapter allows programming of the isp/pLSI2032 44 pin TQFP device in the 28 pin DIP footprint specified by Lattice. The adapter is made up of 3 sub-assemblies. They assemble via


    Original     		PDF PA-L2032-TQ socket/28 isp/pLSI2032 pLSI1016 pLSI1016E pLSI2032 L2032TQ

    ATT ORCA fpga architecture

    Abstract: ATT ORCA fpga altera ep LATTICE plsi architecture 3000 SERIES speed LATTICE plsi 3000 SERIES cpld A1020 A1225 A1280 MAX5000 MAX7000
    Text: ULCt Conversion Matra MHS Conversion Process Conversion The Basic Process At its most simple level, the process of going from an FPGA or PLD design into a lower cost alternative device can be broken down into three steps Figure 1 . The first step is to convert the netlist from the FPGA or PLD form


    Original     		PDF MIL-STD-883B ATT ORCA fpga architecture ATT ORCA fpga altera ep LATTICE plsi architecture 3000 SERIES speed LATTICE plsi 3000 SERIES cpld A1020 A1225 A1280 MAX5000 MAX7000

    Device-List

    Abstract: cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2
    Text: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which


    Original     		PDF ALL-11 Z86E73 Z86E83 Z89371 ADP-Z89371/-PL Z8E000 ADP-Z8E001 Z8E001 Device-List cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2

    PLSI1048-50LQ

    Abstract: LATTICE plsi 3000 SERIES cpld 80lt44 1032E-70LJ84 ISPLSI2064-80LT cpga material declaration PLSI-2064-80LJ ISPLSI2064100LT ABEL-HDL Reference Manual ISPLSI1032-60LJ
    Text: ispDS+ Release Notes Version 5.0 for PC Technical Support Line: 1-800-LATTICE or 408 428-6414 ispDS200-PC-RN Rev 5.0 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without


    Original     		PDF 1-800-LATTICE ispDS200-PC-RN ispLSI6192SM-50LM208 ispLSI6192DM-70LM208 ispLSI6192DM-50LM208 ispLSI6192FF-70LM208 ispLSI6192FF-50LM208 pLSI6192SM-70LM208 pLSI6192SM-50LM208 pLSI6192DM-70LM208 PLSI1048-50LQ LATTICE plsi 3000 SERIES cpld 80lt44 1032E-70LJ84 ISPLSI2064-80LT cpga material declaration PLSI-2064-80LJ ISPLSI2064100LT ABEL-HDL Reference Manual ISPLSI1032-60LJ

    LATTICE plsi 3000 SERIES cpld

    Abstract: EPM9000 TEMIC PLD EPF8000 actel a1240 actel act1 family pLSI2000 A1415-A14100 EPM5000 Actel a1280 pinout
    Text: Device Specific Device Specific Conversion Information Actel FPGA Conversion FPGA Description RAM Actel devices come in seven families for which ULC conversions are supported: ACT1 A1010, A1020 , ACT2 (A1225, A1240 and A1280), ACT3 (A1415-A14100), ACTEL 40MX and 42MX, the


    Original     		PDF A1010, A1020) A1225, A1240 A1280) A1415-A14100) 1200XL 3200X EPF10K20TC144 LATTICE plsi 3000 SERIES cpld EPM9000 TEMIC PLD EPF8000 actel a1240 actel act1 family pLSI2000 A1415-A14100 EPM5000 Actel a1280 pinout

    ulc xc3030

    Abstract: PQFP 176 Xilinx XC3090 altera EP300 EPM7128 Temic ulc xc3030 EPM7128 PLCC PLSI2032 Actel A1020 PLUS405
    Text: ULC Reference Guide This reference guide lists most devices available for conversion. This list is not exhaustive, as new devices are added regularly. Additional devices not shown in this list may also be supported. Updated versions are available on the TEMIC web site. Check with factory if


    Original     		PDF ULC/A1010 ULC/A1020 ulc xc3030 PQFP 176 Xilinx XC3090 altera EP300 EPM7128 Temic ulc xc3030 EPM7128 PLCC PLSI2032 Actel A1020 PLUS405

    LATTICE plsi architecture 3000 SERIES speed

    Abstract: ACTEL A1010 ATT ORCA fpga LATTICE plsi 3000 SERIES cpld A1020 transistor Actel A1020 EPM5000 actel part markings altera A1020 temic A1020
    Text: ULCt Conversion Matra MHS Conversion Process Conversion The Basic Process At its most simple level, the process of going from an FPGA or PLD design into a lower cost alternative device can be broken down into three steps Figure 1 . The first step is to convert the netlist from the FPGA or PLD form


    Original     		PDF

    Device-List

    Abstract: NEC D2716D novatek nt68f63 nt68f63 NEC D2732D D2716D 16V8H-25 ATMEL 220 24C16 D2732D 16V8H-15
    Text: LabTool-48 Version 4.67 <ALL> Device List Page 1 of 20 ACTRANS AC29LV400B *44PS AC29LV400B *48TS AC29LV400T *44PS AC29LV400T *48TS ALi M6759 M6759 *44 M6759 *44Q M8720 Alliance AS29F040 AS29LV800T *48TS AS29LV800B *44PS AS29LV800B *48TS AS29LV800T *44PS Altera


    Original     		PDF LabTool-48 AC29LV400B AC29LV400T M6759 M8720 AS29F040 Device-List NEC D2716D novatek nt68f63 nt68f63 NEC D2732D D2716D 16V8H-25 ATMEL 220 24C16 D2732D 16V8H-15

    FPQ-128-0

    Abstract: No abstract text available
    Text: PA1048C-128 Data Sheet 128 pin QFP socket/28 pin DIP 0.6" plug Supported Device/Footprints Adapter Wiring Using this adapter several 128 pin Lattice devices in QFP packages can be programmed on 28 pin DIP programmers. The following chart shows the connections from the QFP device


    Original     		PDF PA1048C-128 socket/28 pLSI1048C ispLSI1048C pLSI2096 ispLSI2096 FPQ-128-0

    ISP 2032 110LT48

    Abstract: 80lt44 ispLSI1016-60LJ44 PLSI2032 plsi1016 isp synario ispLSI1016-60LH44 GAL20RA10 135lt44 ISPLSI2032V-100LT44
    Text: ISP Synario Starter 3.0 Release Notes This unique software package supports both ispLSI and pLSI high-density devices and low-density ispGAL and GAL devices from Lattice Semiconductor. The product consists of a fully functional Synario-Entry and Functional Simulation package for both high- and low-density logic definition.


    Original     		PDF

    NEC D2732D

    Abstract: nt68f63 novatek nt68f63 d2716d NEC D2716D atc 93lc46 D2732D CIRCUIT NEC D2716D TMS87C510 16V8H-25
    Text: Dataman-48 Version 4.30 <ALL> Device List ALi M6759 www.dataman.com M6759 *44 M6759 *44Q M8720 AS29LV800B *44PS AS29LV800B *48TS AS29LV800T *44PS Altera EP1210 EP220 EP312 EP330 EP900 EP910-T EPC1064 EPC1213 EPC1441 as 1213 EPM3064A *44 EPM5192 @84 EPM7032AEas7032 *44


    Original     		PDF Dataman-48 M6759 M8720 AS29LV800B AS29LV800T EP1210 EP220 NEC D2732D nt68f63 novatek nt68f63 d2716d NEC D2716D atc 93lc46 D2732D CIRCUIT NEC D2716D TMS87C510 16V8H-25

    verilog code for dma controller

    Abstract: verilog code for pci to pci bridge pci master verilog code verilog code for pci MPC860 memory controller pci schematics glue logic verilog code for EEPROM Controller pci to pci bridge verilog code design processor using verilog
    Text: PCI 9080/860 AN MPC860 PowerQUICC  to PCI bus Application Note January 5, 1998 Version 2.0 Features _ • • • Complete Application Note for designing a PCI adapter or embedded system based on the Motorola MPC860 PowerQUICC including:


    Original     		PDF MPC860 pLSI203244LJ verilog code for dma controller verilog code for pci to pci bridge pci master verilog code verilog code for pci MPC860 memory controller pci schematics glue logic verilog code for EEPROM Controller pci to pci bridge verilog code design processor using verilog

    PLSI2032-150LJ

    Abstract: PLSI1024-60LJ PLSI1024 ispLSI1032E-70LJ84 ISP 2032 110LT48 ISPLSI1032E-100LT100 ISPLSI1032E-100LJ84 PLSI1016 isplsi1048c 80lt100
    Text: ISP Synario System Release Notes Version 5.0 Technical Support Line: 1-800-LATTICE or 408 428-6414 ISP-SYN-RN Rev 5.0 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without


    Original     		PDF 1-800-LATTICE 1000E, GAL16V8 GAL16V8Z GAL16LV8 GAL16VP8 GAL16LV8ZD GAL18V10 GAL20LV8ZD GAL20RA10 PLSI2032-150LJ PLSI1024-60LJ PLSI1024 ispLSI1032E-70LJ84 ISP 2032 110LT48 ISPLSI1032E-100LT100 ISPLSI1032E-100LJ84 PLSI1016 isplsi1048c 80lt100

    atc 93lc46

    Abstract: 25LV512 39SF020A 25LV010 49LF040 25LF020A 95p08 89lpc932 nt68f63g 39vf020
    Text: LabTool-48XP Version 5.60 <ALL> Device List Page 1 of 23 ACTRANS AC29LV400B *44PS AC39VF080 *40TS AC29LV400B *48TS AC39VF088 *48TS AC29LV400T *44PS AC39VF800 *48TS AC29LV400T *48TS ALi M6759 M6759 *44 M6759 *44Q M8720 Alliance AS29F040 AS29LV800T *48TS AS29LV400B *48TS


    Original     		PDF LabTool-48XP AC29LV400B AC39VF080 AC39VF088 AC29LV400T AC39VF800 M6759 atc 93lc46 25LV512 39SF020A 25LV010 49LF040 25LF020A 95p08 89lpc932 nt68f63g 39vf020

    PLCC-44 footprint

    Abstract: No abstract text available
    Text: PA-L2032-44 Z Data Sheet 44 pin PLCC socket/28 pin DIP 0.6” plug Supported Device/Footprints Adapter Parts & Part Numbers This adapter allows programming of the several Lattice 44 pin PLCC devices in the 28 pin DIP footprint specified by Lattice. The following chart shows the various socket and board part


    Original     		PDF PA-L2032-44 socket/28 44PL2 44PL2-3 L2032-44 PA-L2032-44Z 44PL2-Z pLSI1016 PLCC-44 footprint

    316C2

    Abstract: No abstract text available
    Text: Lattice ispLSr and pLSI' 2032LV ; Semiconductor I Corporation 3.3V High Density Programmable Logic Features F u n c tio n a l B lo c k D ia g ra m • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices — 60 mA Typical Active Current


    OCR Scan     		PDF 2032LV 2032LV 2032LV-80LJ 2032LV-80LT44 2032LV-60LJ 2032LV-60LT44 316C2

    isplsi device layout

    Abstract: No abstract text available
    Text: Lattice ispLSr and pLSF 2064V \Semiconductor High Density Programmable Logic I Corporation Features Functional Block Diagram HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 2000 PLD Gates 64 and 32 I/O Pin Versions, Four Dedicated Inputs 64 Registers High Speed Global Interconnect


    OCR Scan     		PDF 100MHz 064V-80LJ44 44-Pin 064V-80LT44 064V-60LJ84 84-Pin 064V-60LT100 100-Pin 064V-60LJ44 isplsi device layout

    Untitled

    Abstract: No abstract text available
    Text: Lattice T'Aie Lattice ispLSI and pLSI 2000 Family ï i I Corporation Features_ J Introduction to ispLSI and pLSI 2000 Family ispLSI and pLSI 2000 Family □ 154 M Hz System Perform ance □ 5.5 ns Pin-to-Pin Delay □ High Density 1,000-6,000 PLD Gates


    OCR Scan     		PDF 160-Pin 0212-80Bisp/2128 00413A 2128-100LM 2128-80LM

    Untitled

    Abstract: No abstract text available
    Text: Lattice* i s ; ; ; Semiconductor • ■ ■ Corporation p L S I a n d p L S I 2 1 2 8 High-Density Programmable Logic Functional Block Diagram Features • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates 128 I/O Pins, Eight Dedicated Inputs


    OCR Scan     		PDF Non-Vola2128-100LQ 160-Pin 2128-100LM* 2128-100LT 176-Pin 2128-80LQ 2128-80LM*

    Untitled

    Abstract: No abstract text available
    Text: Lattice ispLSI' and pLSF 2064 Semiconductor • • m Corporation High Density Programm able Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect


    OCR Scan     		PDF 2064-125LT 100-Pin 2064-100LJ 84-Pin 2064-100LT 2064-80LJ 2064-80LT

    Untitled

    Abstract: No abstract text available
    Text: Lattice ispLSr and pLSI‘ 2128 ; ” Semiconductor •■■ Corporation High-Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates 128 I/O Pins, Eight Dedicated Inputs 128 Registers


    OCR Scan     		PDF 2128-100LT 176-Pin 2128-80LQ 160-Pin 2128-80LM* 2128-80LT 2128-100LQ

    Untitled

    Abstract: No abstract text available
    Text: Lattica ispLSI and pLSI 2096 ;Semiconductor I Corporation High Density Programmable Logic Functional Block Diagram Features rrrn rrm rrm n~m • HIGH DENSITY PROGRAMMABLE LOGIC O u tp u t R o u tin g P o ol O R P — — — — — 4000 PLD Gates 96 I/O Pins, Six Dedicated Inputs


    OCR Scan     		PDF 2096-125LQ 128-Bin 2096-125LT 128-Pin 2096-100LQ 2096-100LT 2096-80LQ

    Untitled

    Abstract: No abstract text available
    Text: Lattice ispLSr and pLSI‘ 2032LV Semiconductor ! : ; Corporation 3.3V High Density Programmable Logic Features Functional Block Diagram • 3.3V LOW VOLTAGE 2032 ARCHITECTURE — Interfaces With Standard 5V TTL Devices — 60 mA Typical Active Current — Fuse Map Compatible with 5V ispLSI/pLSI 2032


    OCR Scan     		PDF 2032LV 2032LV 2032LV-60LJ 2032LV-80LT44 2032LV-80LJ 44-Pin 2032LV-60LT44

    Untitled

    Abstract: No abstract text available
    Text: Lattice* ispLSr 2032V/LV ; ; ; Semiconductor •■■ Corporation 3.3V High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 1000 PLD Gates 32 I/O Pins, Two Dedicated Inputs 32 Registers


    OCR Scan     		PDF 032V/LV 032V/LV 032V-100LJ44 44-Pin 032V-100LT44 2032LV-80LJ ispLSI2032LV-80LT44