Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PLL2126X Search Results

    PLL2126X Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Type PDF
    PLL2126X Samsung Electronics Phase-Locked Loop (PLL) frequency Original PDF
    PLL2126X Samsung Electronics 20 MHz - 100 MHz FSPLL Frequency Synthesizer Original PDF

    PLL2126X Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    PLL2126X

    Abstract: No abstract text available
    Text: 20MHz ~ 100MHz FSPLL PLL2126X Ver 0.0 GENERAL DESCRIPTION FEATURES • 0.13um CMOS device technology The pll2126x is a Phase Locked Loop PLL frequency synthesizer. The PLL provide frequency multiplication capabilities. The output clock frequency FOUT is related to the input clock frequency FIN by


    Original     		PDF 20MHz 100MHz PLL2126X pll2126x 100MHz 200ps 20MHz

    100MHZ

    Abstract: 20MHZ 60MHZ PLL2126X 2p2s
    Text: 20MHZ ~ 100MHZ FSPLL PLL2126X PRELIMINARY GENERAL DESCRIPTION The pll2126x is a Phase Locked Loop (PLL) frequency synthesizer. The PLL provide frequency multiplication capabilities. Its output clock frequency FOUT is related to the input clock frequency FIN by the following


    Original     		PDF 20MHZ 100MHZ PLL2126X pll2126x 20MHZ 60MHZ 2p2s

    S3C2443X

    Abstract: S3C2443 s3c2443 datasheet S3C2443 memory map aen6 s3c2443 sd card S3C244x HS_SPI matrix tv m21 service mode manual NAND Flash controller ecc
    Text: S3C2443X USER’S MANUAL Revision 1.5 REVISION HISTORY Revision Date 1.0 February 7, 2007 1.1 March 6, 2007 1.2 March 22, 2007 Description First release IIC Bus Interface update Overview, Electrical Data update Operating voltage of VDD_SDRAM: 1.8V => 1.8V/2.5V/3.3V


    Original     		PDF S3C2443X 32-BIT S3C2443X 400-FBGA-1313 S3C2443 s3c2443 datasheet S3C2443 memory map aen6 s3c2443 sd card S3C244x HS_SPI matrix tv m21 service mode manual NAND Flash controller ecc

    Untitled

    Abstract: No abstract text available
    Text: S3C2443X USER’S MANUAL Revision 1.2 REVISION HISTORY Revision Date 1.0 February 7, 2007 1.1 March 6, 2007 1.2 March 22, 2007 Description First release IIC Bus Interface update Overview, Electrical Data update Operating voltage of VDD_SDRAM: 1.8V => 1.8V/2.5V/3.3V


    Original     		PDF S3C2443X 32-BIT S3C2443X 400-FBGA-1313