Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PIN DIAGRAM OF 74LS Search Results

    PIN DIAGRAM OF 74LS Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-010 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-010 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 10ft Datasheet
    CS-DSDMDB15MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB15MF-002.5 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB15MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-025 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB25MM-010 Amphenol Cables on Demand Amphenol CS-DSDMDB25MM-010 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Male 10ft Datasheet
    CS-DSDMDB37MM-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB37MM-002.5 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Male 2.5ft Datasheet
    CS-DSDMDB50MF-025 Amphenol Cables on Demand Amphenol CS-DSDMDB50MF-025 50-Pin (DB50) Deluxe D-Sub Cable - Copper Shielded - Male / Female 25ft Datasheet

    PIN DIAGRAM OF 74LS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS90

    Abstract: 74ls90 logic TTL 74LS93 SN54/74LS93 74LS90 application 74LS93 74LS93 pin diagram circuit diagram of 74ls92 74LS90 DATASHEET application of 74LS90
    Text: SN54/74LS90 SN54/74LS92 SN54/74LS93 DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER The SN54 / 74LS90, SN54 / 74LS92 and SN54 / 74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five LS90 , divide-by-six (LS92) or


    Original     		PDF SN54/74LS90 SN54/74LS92 SN54/74LS93 74LS90, 74LS92 74LS93 modulo-12, modulo-16 74LS90 74ls90 logic TTL 74LS93 SN54/74LS93 74LS90 application 74LS93 pin diagram circuit diagram of 74ls92 74LS90 DATASHEET application of 74LS90

    74LS90

    Abstract: 74LS93 pin diagram 74LS93 P circuit diagram of 74ls92 TTL 74ls90 74LS93 logic symbol TTL 74LS93 74LS90 pin diagram 74LS93 74LS92
    Text: SN54/74LS90 SN54/74LS92 SN54/74LS93 DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER The SN54 / 74LS90, SN54 / 74LS92 and SN54 / 74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five LS90 , divide-by-six (LS92) or


    Original     		PDF SN54/74LS90 SN54/74LS92 SN54/74LS93 74LS90, 74LS92 74LS93 modulo-12, modulo-16 74LS90 74LS93 pin diagram 74LS93 P circuit diagram of 74ls92 TTL 74ls90 74LS93 logic symbol TTL 74LS93 74LS90 pin diagram

    SN74LS90d

    Abstract: where are ls93 typically used 74LS90 application LS93J 74LS93 pin
    Text: SN74LS90 DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER The SN54 / 74LS90, SN54 / 74LS92 and SN54 / 74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five


    Original     		PDF SN74LS90 74LS90, 74LS92 74LS93 modulo-12, modulo-16 SN74LS90/D SN74LS90d where are ls93 typically used 74LS90 application LS93J 74LS93 pin

    LDT1

    Abstract: No abstract text available
    Text: Plastic Fiber Optical Data Link LD Series •Features 1. Low pulse width distortion. 2. This is a TTL and CMOS compatible interface. Direct coupling permitted to 74LS and 74HC 3. Full-lock connectors in which the optical connectors use a lock lever in the


    Original     		PDF

    74LS158

    Abstract: LS158 SN54LSXXXJ SN74LSXXXD SN74LSXXXN
    Text: SN54/74LS158 QUAD 2-INPUT MULTIPLEXER The LSTTL / MSI SN54L / 74LS158 is a high speed Quad 2-input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the


    Original     		PDF SN54/74LS158 SN54L 74LS158 LS158 SN54LSXXXJ SN74LSXXXD SN74LSXXXN

    Untitled

    Abstract: No abstract text available
    Text: FUNCTIONAL BLOCK DIAGRAM SPEED /PA CK AG E AVAILABILITY 54 F,W 54LS F.W PIN CONFIGURATION Each Flip-Flop 74 B,F 74LS B.F DESCRIPTION A low level at preset or clear sets or resets the outputs regardless of the levels of the other Inputs. When preset and cjear are


    OCR Scan     		PDF 54/74LS 54/74S

    Untitled

    Abstract: No abstract text available
    Text: & July 1989 Semiconductor D M 54L S 451A /D M 74L S 451A Dual 8:1 M ultiplexer Features • ■ ■ ■ Connection Diagram Function Table 24-pin SKINNYDIP saves space Twice the density of 74LS151 Low current PNP inputs reduce loading 15 ns typical propagation delay


    OCR Scan     		PDF DM54LS451A/DM74LS451A 24-pin 74LS151

    3520F

    Abstract: w74b
    Text: SPEED/PACKAG E AVAILABILITY 54 F,W 54LS F,W BLOCK DIAGRAM PIN CONFIGURATION 74 B 74LS B 74S B DESCRIPTION Information at the D Inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a


    OCR Scan     		PDF 54/74LS 54/74S 280ii 400S2 3520F w74b

    Untitled

    Abstract: No abstract text available
    Text: 4-Bit Bi-Directional Parallel-Access Shift Register LS95B PIN-OUT DIAGRAM DESCRIPTION This 4-bit register features parallel and serial inputs, paral­ lel outputs, mode control, and two clock inputs. The register has three modes of operation: ” K-_ £u_ â£U_o


    OCR Scan     		PDF LS95B

    LS153

    Abstract: LS253
    Text: Dual 4-Line-To-1-Line Multiplexer With Three-State Outputs LS253 FEATURES • ■ ■ ■ PIN-OUT DIAGRAM Three-state version of LS153 Non-inverting Permits multiplexing from IM lines to 1 line Performs parallel-to-serial conversion DATA INPUTS OUTPUT 2Y OU0p [


    OCR Scan     		PDF LS253 LS153 LS253 LS153

    IN3020

    Abstract: No abstract text available
    Text: SPEED /PACKAG E AVAILABILITY 54 F,W 54 L S F,W FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATION 74 B 74LS B 74 S B DESCRIPTION Information at the 0 inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a


    OCR Scan     		PDF 54/74L8 400Si IN3020

    Untitled

    Abstract: No abstract text available
    Text: Dual 2-Line-To-4-Line Decoder/Demultiplexer With Three-State Outputs LS255 PIN-OUT DIAGRAM FEATURES • ■ OUTPUT CONTROL Three-state version of LS155 Applications: Dual 2-Line-to-4-Line Decoder Dual l-Line-to-4-Line Demultiplexer 3-Line-to-8-Line Decoder


    OCR Scan     		PDF LS255 LS155 LS255 16-pin desi29

    Untitled

    Abstract: No abstract text available
    Text: Separate clock and preset Inputs BLOCK DIAGRAM (Each Flip-Flop) SPEED/PACKAGE AVAILABILITY 54LS F,W 54S A,F,W PIN CONFIGURATION 74LS A,F 74S A,F A ,F ,W DESCRIPTION PA C K A G E CLOCK 1 ^ A low level at the preset input sets the Q output high regardless of the levels at the


    OCR Scan     		PDF 54/74L8

    J222

    Abstract: carry look ahead adder 54LS 74LS circuit diagram of full adder
    Text: BLOCK DIAGRAM SPEED/PACKAGE AVAILABILITY 54LS F,W PIN CONFIGURATION 74 LS B DESCRIPTION This im proved full adder perform s the addition of tw o 4 -bit binary numbers. The sum 2 outputs are provided fo r each bit and the resultant carry (C4) is obtained from the fourth


    OCR Scan     		PDF

    Gray to excess-3

    Abstract: excess-3 to gray 74LS 219 decoders LS43 3 input Decoders 54LS 74LS LS42 LS44
    Text: 4-Line To 10-Line Decoders 1 -of-10 FEATURES • A ir PIN-OUT DIAGRAM O utputs Are High fo r Invalid In p u t Conditions M Also fo r A pplication as LS 42 4 -L in e to 16- Line Decoders BCD-TO-DECIMAL DECODER 3 -L in e to 8 - Line Decoders INPUTS OUTPUTS


    OCR Scan     		PDF 10-Line -of-10) 16-Line Gray to excess-3 excess-3 to gray 74LS 219 decoders LS43 3 input Decoders 54LS 74LS LS42 LS44

    LS155

    Abstract: 2CY19
    Text: Dual 2-Line-To-4-Line Decoder/Demultiplexer With Three-State Outputs _ LS255 PIN-OUT DIAGRAM FEATURES • Three-state version of LS155 ■ A pplications: Dual 2-Lin e-to -4-L in e Decoder OUTPUT CONTROL I SELECT DATA I INPUT- nijTPUTS ° UT TS Dual 1 -U n e -to -4 -L in e D em u ltip lexer


    OCR Scan     		PDF LS255 LS155 LS255 16-pin LS155 2CY19

    74LS 219

    Abstract: LS43 54LS 74LS LS42 LS44 excess-3
    Text: 4-Line To 10-Line Decoders 1-of-10 LS42 FEATURES LS43 LS44 PIN-OUT DIAGRAM • A ll Outputs Are High for Invalid Input Conditions ■ Also for Application as LS42 B C D -T O -D E C IM A L D E CO DER 4-Line to 16-Line Decoders 3-Line to 8-Line Decoders DESCRIPTION


    OCR Scan     		PDF 10-Line 1-of-10) 16-Line 74LS 219 LS43 54LS 74LS LS42 LS44 excess-3

    Untitled

    Abstract: No abstract text available
    Text: 49 CO NNECTIO N DIAGRAM PINOUT A 5 4 /7 4 4 9 ' 54LS/74LS49* I BCD TO 7-SEGMENT DECODER I vcc Ai [T tu Aa Q [ 7 ä ]f BÎ [ T U b TT] a Ao [ T To] b •E 3« GND [ 7 jQd DESCRIPTION — The '49 translates fou r lines o f BCD 8421 input data into the 7-segment numeral code as shown in the Truth Table. It has open-collector outputs and is logically the 14-pin version of the '48, w ithout the lamp


    OCR Scan     		PDF 54LS/74LS49* 14-pin LS249 74LS49PC 74LS49DC 7449FC, 74LS49FC 54LS49DM 5449FM, 54LS49FM

    Untitled

    Abstract: No abstract text available
    Text: M MOTOROLA. SN54/74LS90 SN54/74LS92 SN54/74LS93 DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER The SN 54/74LS 90, S N 54/74LS 92 and S N 54/74LS 93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or


    OCR Scan     		PDF SN54/74LS90 SN54/74LS92 SN54/74LS93 54/74LS modulo-12, modulo-16

    74LS93 P

    Abstract: IC 74LS90 of IC 74LS90 ic 74ls92 pin diagram of ic 74LS93 of IC 74LS93 IC 74LS93 IC 74LS90 internal diagram IC - 74LS93 ic 74LS90 pin diagram
    Text: M M O T O R O SN54/74LS90 SN54/74LS92 SN54/74LS93 L A D E S C R IP T IO N — The S N 5 4 L S /7 4 L S 9 0 , S N 5 4 L S /7 4 L S 9 2 and SN 54U S/74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a


    OCR Scan     		PDF S/74LS93 modulo-12, modulo-16 SN54/74LS90 SN54/74 74LS93 P IC 74LS90 of IC 74LS90 ic 74ls92 pin diagram of ic 74LS93 of IC 74LS93 IC 74LS93 IC 74LS90 internal diagram IC - 74LS93 ic 74LS90 pin diagram

    Untitled

    Abstract: No abstract text available
    Text: 393 CO NNECTIO N DIAGRAM PINO UT A 54LS/74LS393 0 DUAL MODULO-16 COUNTER D E SC R IPTIO N — The '393 contains a pair of high speed 4-stage ripple counters. Each half of the '393 operates as a m odulo-16 binary divider, with the last three stages triggered in a ripple fashion. The flip -flo ps are


    OCR Scan     		PDF 54LS/74LS393 MODULO-16 odulo-16

    Untitled

    Abstract: No abstract text available
    Text: 169 CONNECTION DIAGRAM PINOUT A 54LS/74LS169 Ol04c ^ SYNCHRONOUS BI-DIRECTIONAL MODULO-16 BINARY COUNTER DESCRIPTION — The ’169 is a fully synchronous 4-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for


    OCR Scan     		PDF 54LS/74LS169 Ol04c( MODULO-16 54/74LS

    Truth Table 74191

    Abstract: No abstract text available
    Text: 191 CONNECTION DIAGRAM PINOUT A 54/74191 6 54LS/74LS191 l UP/DOWN BINARY COUNTER With Preset and Ripple Clock DESCRIPTION— The '191 is a reversible modulo-16 binary counter fea­ turing synchronous counting and asychronous presetting. The preset feature


    OCR Scan     		PDF 54LS/74LS191 modulo-16 Truth Table 74191

    Truth Table 74191

    Abstract: 74191 truth table 74191 The truth table 74191 state diagram 74LS191 up down counter truth table
    Text: NATIONAL SENICOND -CLO GIO 02E D I bSD112B □D b B 'in 7 I 191 CONNECTION DIAGRAM j PINOUT A 54/74191 54LS/74LS191 P i[T q UP/DOWN BINARY COUNTER T ^ cp c e [T 751 rc ö/d |T 12] T C 02 [? Ï Ï J 'P L 03 U Î^ P 2 g n d HIGH SPEED — 30 MHz TYPICAL COUNT FREQUENCY


    OCR Scan     		PDF bSD112B 54LS/74LS191 modulo-16 190data 54/74LS Truth Table 74191 74191 truth table 74191 The truth table 74191 state diagram 74LS191 up down counter truth table