The PowerPC Microprocessor Family
Abstract: GP10 MPC823 partition translation lookaside buffer Instruction TLB Error Interrupt partition look-aside table
Text: SECTION 11 MEMORY MANAGEMENT UNIT The MPC823 implements a virtual memory management scheme that provides cache control, storage access protection, and effective-to-real address translation. This implementation includes separate instruction and data memory management units. The
|
Original
|
MPC823
32-Bit
The PowerPC Microprocessor Family
GP10
partition translation lookaside buffer
Instruction TLB Error Interrupt
partition look-aside table
|
PDF
|
TMS320C5501
Abstract: green hills integrity partition translation lookaside buffer BF531 BF533 TMS320C6414T audio sender wireless
Text: a A secure, field upgradeable operating system architecture for Blackfin Microprocessors David N. Kleidermacher Green Hills Software, Inc. 30 W. Sola St. Santa Barbara, CA 93101, USA davek@ghs.com ABSTRACT Analog Devices’ Blackfin processors implement a
|
Original
|
|
PDF
|
476FP
Abstract: RISCwatch ibm ASIC SRAM powerpc 476 powerpc 476FP partition translation lookaside buffer partition look-aside table IBM 476 ibm+powerpc+476fp Multiprocessor Interrupt Controller Data Book
Text: A high-performance processor core with coherency-enabled level 1 caches IBM PowerPC 476FP Embedded Processor Core Highlights Superscalar, 4-issue, 32-bit RISC processor core Implements Power Instruction Set Architecture ISA , version 2.05; compliant with the
|
Original
|
476FP
32-bit
Cu-45
RISCwatch
ibm ASIC SRAM
powerpc 476
powerpc 476FP
partition translation lookaside buffer
partition look-aside table
IBM 476
ibm+powerpc+476fp
Multiprocessor Interrupt Controller Data Book
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Product Brief Document Number:T4240PB Rev 0, 06/2013 T4240 Product Brief Also supports T4160 Contents 1 Introduction 1 The T4240 QorIQ multicore processor combines 12 dualthreaded e6500 Power Architecture processor cores for a
|
Original
|
T4240PB
T4240
T4160
e6500
|
PDF
|
PXA255
Abstract: PXA255A0 PXA210 278694 AC97 PXA250 intel 27873 PXA255 Processor gdpxa255 GDPXA255A0
Text: Intel PXA255 Processor Specification Update February, 2003 Order Number: 278732-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN
|
Original
|
PXA255
PXA250
PXA210
PXA255A0
278694
AC97
intel 27873
PXA255 Processor
gdpxa255
GDPXA255A0
|
PDF
|
32-ENTRY
Abstract: MPC821 Instruction TLB Error Interrupt partition translation lookaside buffer
Text: SECTION 11 MEMORY MANAGEMENT UNIT 11.1 OVERVIEW The MPC821 implements a virtual memory management scheme that provides cache control, storage access protections, and effective to real address translation. The implementation includes separate instruction and data memory management units. The
|
Original
|
MPC821
32-ENTRY
Instruction TLB Error Interrupt
partition translation lookaside buffer
|
PDF
|
32-ENTRY
Abstract: MPC860 Instruction TLB Error Interrupt
Text: SECTION 11 MEMORY MANAGEMENT UNIT 11.1 OVERVIEW The MPC860 implements a virtual memory management scheme that provides cache control, storage access protections, and effective to real address translation. The implementation includes separate instruction and data memory management units. The
|
Original
|
MPC860
32-ENTRY
Instruction TLB Error Interrupt
|
PDF
|
NII51015-10
Abstract: partition translation lookaside buffer
Text: 5. Nios II Core Implementation Details NII51015-10.0.0 Introduction This document describes all of the Nios II processor core implementations available at the time of publishing. This document describes only implementation-specific features of each processor core. All cores support the Nios II instruction set
|
Original
|
NII51015-10
partition translation lookaside buffer
|
PDF
|
CBEA
Abstract: x030f x0406 04068 cell broadband 00A1 PowerPC Architecture Book
Text: Cell Broadband Engine Architecture Version 1.02 October 11, 2007 Copyright and Disclaimer Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation 2005, 2007 All Rights Reserved Printed in the United States of America October 2007
|
Original
|
|
PDF
|
ci cd 4058
Abstract: MFC 4040 Tag 225 600 replacement 9c301 X00001000 X1E0000 511000 dram CBEA 511C5 mic 342
Text: Title Page Cell Broadband Engine Registers Version 1.51 September 18, 2007 Copyright and Disclaimer Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation 2005, 2007 All Rights Reserved Printed in the United States of America Sptember 2007
|
Original
|
|
PDF
|
ci cd 4058
Abstract: bc 7-25 PowerXCell 8i 511000 dram X3800 CBEA Datasheet ci cd 4058 mic 342 opu 54.30 07FFFF
Text: Title Page PowerXCell 8i Processor Registers Version 1.0 December 8, 2008 Copyright and Disclaimer Copyright International Business Machines Corporation 2008 All Rights Reserved Printed in the United States of America December 2008 IBM, the IBM logo, ibm.com, and PowerXCell are trademarks or registered trademarks of International Business
|
Original
|
|
PDF
|
pxa255
Abstract: PXA255A0 278693 PXA255 Processors Electrical, Mechanical, and Thermal Specification gdpxa255 PXA255 usb i386 pcmcia AC97 278695 IntelPXA255
Text: Intel PXA255 Processor Specification Update September, 2003 Order Number: 278732-007 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN
|
Original
|
PXA255
PXA255A0
278693
PXA255 Processors Electrical, Mechanical, and Thermal Specification
gdpxa255
PXA255 usb
i386 pcmcia
AC97
278695
IntelPXA255
|
PDF
|
243191
Abstract: AP-485 "page attribute table" pat 243190 partition look-aside table
Text: Addendum— Intel Architecture Software Developer’s Manual Volume 3: System Programming Guide Order Number: 243690-001 NOTE: The Intel Architecture Software Developer’s Manual consists of the following volumes: Basic Architecture, Order Number 243190;
|
Original
|
|
PDF
|
D882 CIRCUIT DIAGRAM
Abstract: 9037h led matrix 8x8 2088 Reference Frameworks for eXpressDSP Software 208c camera TI925T wireless 208c camera spru624
Text: OMAP5910 Dual-Core Processor Data Manual Literature Number: SPRS197 August 2002 PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to
|
Original
|
OMAP5910
SPRS197
SPRC115
SPRC124
TMS320C5000
TMS320C55X
TMS320
D882 CIRCUIT DIAGRAM
9037h
led matrix 8x8 2088
Reference Frameworks for eXpressDSP Software
208c camera
TI925T
wireless 208c camera
spru624
|
PDF
|
|
|
d998 transistor
Abstract: DP 704c transistor D998 D880 TRANSISTOR d998 TRANSISTOR pin config wireless cam 208c d998 D986 TRANSISTOR transistor D896 D880
Text: OMAP5910 Dual-Core Processor Data Manual Literature Number: SPRS197 August 2002 PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to
|
Original
|
OMAP5910
SPRS197
S-PBGA-N289)
4173512-6/D
OMAP5910
289-Ball
d998 transistor
DP 704c
transistor D998
D880 TRANSISTOR
d998 TRANSISTOR pin config
wireless cam 208c
d998
D986 TRANSISTOR
transistor D896
D880
|
PDF
|
ADAPT29K
Abstract: Am29000 Users Manual
Text: Am29000 a Am29000 Advanced Micro Devices Streamlined Instruction Processor DISTINCTIVE CHARACTERISTICS B Full 32-blt, three-bus architecture • ■ 23 million Instructions per second MIPS sustained at 33 MHz ■ 192 general-purpose registers ■ 512-byte Branch Target Cache
|
OCR Scan
|
Am29000
32-blt,
512-byte
16-MHz
64-entry
ADAPT29K
Am29000 Users Manual
|
PDF
|
Am29050
Abstract: No abstract text available
Text: FEB 2 0 1991 Advance Information a Am29050 Advanced Micro Devices Streamlined Instruction Microprocessor DISTINCTIVE CHARACTERISTICS • Full 32-bit, three-bus architecture ■ 192 general-purpose registers ■ 32 million instructions per second MIPS sustained at 40 MHz
|
OCR Scan
|
Am29050
32-bit,
1024-byte
80-megaflop
64-entry
20-MHz
|
PDF
|
Am29000 Users Manual
Abstract: ADAPT29K AM29000-25GC SE013 AM29000-16/BYC
Text: ADVANCED MICRO DEVICES SflE D 0257525 G032727 7 • a Am29000 Advanced Micro Devices Streamlined Instruction Processor This amendment adds advanced information commercial AC specifications for 33-MHz Am29000 . A m 29 000 is a tradem ark of Advanced Micro Devices, Inc.
|
OCR Scan
|
G032727
Am29000
33-MHz
D03272Ã
02S7S2S
CGX169
0557S25
00331S1
Am29000 Users Manual
ADAPT29K
AM29000-25GC
SE013
AM29000-16/BYC
|
PDF
|
ADAPT29K
Abstract: No abstract text available
Text: AD VA N C E D MI CRO DEVICES SflE D • 02S7S25 G032727 7 ■ Am29000 Advanced Micro Devices Streamlined Instruction Processor This amendment adds advanced information commercial AC specifications for 3 3 -M H z Am 29000 . Am29000 is a trademark of Advanced Micro Devices, Inc.
|
OCR Scan
|
02S7S25
G032727
Am29000
CGX169
T-90-20
00331S1
CQ164
ADAPT29K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Introduction 1.0 Introduction The DIGITAL Semiconductor SA-1100 Microprocessor SA-1100 is a general-purpose, 32-bit RISC microprocessor with a 16KB instruction cache, an 8KB write-back data cache, a minicache, a write buffer, a read buffer, and a memory-management unit (MMU) combined in a single chip. The SA-1100 is software compatible with the ARM V4
|
OCR Scan
|
SA-1100
SA-1100)
32-bit
SA-110
SA-110)
12-byte
|
PDF
|
idt 79r3000
Abstract: 79R3000 79R3001
Text: ggl^s y RISController CPU FOR HIGH-PERFORMANCE EMBEDDED SYSTEMS IDT79R3001 In te g ra te d Dev ice Tec h n o lo g y, In c . FEATURES: • • • • • • • • • • • • • Enhanced Instruction Set compatible version of IDT79R3000 RISC CPU
|
OCR Scan
|
IDT79R3001
IDT79R3000
IDT79R3010A
32-bit
IDT79R3001
79R3001
144-Pin
172-Pin
idt 79r3000
79R3000
79R3001
|
PDF
|
AM29000-25GC
Abstract: Am29000 Users Manual opto 101 amd 29000 AM29000 ADAPT29K opvo J-16 "Advanced Micro Devices" AM29027
Text: Am29000 Preliminary Cl Am29000 Advanced Micro Devices Streamlined Instruction Processor DISTINCTIVE CHARACTERISTICS Full 32-blt, three-bus architecture Burst-mode access support 23 million Instructions per second MIPS sustained at 33 MHz 192 general-purpose registers
|
OCR Scan
|
Am29000
32-blt,
16-MHz
512-byte
64-entry
IC001040
AM29000-25GC
Am29000 Users Manual
opto 101
amd 29000
ADAPT29K
opvo
J-16
"Advanced Micro Devices"
AM29027
|
PDF
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED DEVICE 3ÖE D • 4Û2S771 ‘0DD7tDl- 1 » I 5 T - T - U 9 - 17-32RISController CPU FOR HIGH-PERFORMANCE EMBEDDED SYSTEMS B y IDT79R3001 Integrated Device Technology, Inc. • Supports caches from 8 Kbytes to 16Mbytes
|
OCR Scan
|
2S771
17-32RISControllerâ
IDT79R3001
16Mbytes
32-bit
IDT79R3000
GDD7b32
144-Pin
|
PDF
|
IDT79R3000
Abstract: IDT71586 set es segment to register to 4gb partition translation lookaside buffer
Text: SP N P RISController CPU FOR HIGH-PERFORMANCE EMBEDDED SYSTEMS dt) I n te g ra te d Dev ic e T e c h n o lo g y , In c . FEATURES: • • • • • • • • • • • • • Enhanced Instruction Set compatible version of IDT79R3000 RISC CPU Achieves high-performance with reduced parts count
|
OCR Scan
|
IDT79R3001
IDT79R3000
IDT79R3010A
32-bit
144-Pin
172-Pin
79R3001
IDT71586
set es segment to register to 4gb
partition translation lookaside buffer
|
PDF
|
