A09 N03 MOSFET
Abstract: marking B3A sot23-5 t7G SOT23-6 marking H2A sot-23 ADM2004 marking moy sot-23 A06 N03 MOSFET SOT23-5 D2Q M05 SOT-23 M2A MARKING SOT-23
Text: Tiny Part Number Cross Reference Package Marking Model Function Package Description Package Marking Model Function Package Description 0Axx 0Bxx 2A0A 2B0A 2C0A 3A0A 3B0A 3C0A 4A0A 4B0A 4C0A 5A0A 5B0A 5C0A 9Jxx 9Lxx 9Mxx 9Rxx 9Sxx 9Txx 9Zxx A00 A01 A02 A04
|
Original
|
AD1580-A
AD1580-B
AD1582-A
AD1582-B
AD1582-C
AD1583-A
AD1583-B
AD1583-C
AD1584-A
AD1584-B
A09 N03 MOSFET
marking B3A sot23-5
t7G SOT23-6
marking H2A sot-23
ADM2004
marking moy sot-23
A06 N03 MOSFET
SOT23-5 D2Q
M05 SOT-23
M2A MARKING SOT-23
|
PDF
|
5962-8672801FA
Abstract: 25S09 25S09/BEA qml-38535 H 050127
Text: REVISIONS LTR DESCRIPTION DATE YR-MO-DA APPROVED A Update to reflect latest changes in format and requirements. Editorial changes throughout. -les 05-01-27 Raymond Monnin THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED. CURRENT CAGE CODE 67268
|
Original
|
3V146
5962-8672801FA
25S09
25S09/BEA
qml-38535
H 050127
|
PDF
|
smd 0EE
Abstract: SMD220
Text: PD-9.1009 Inte rn ation al R e ctifie r IRF730S HEXFET Power MOSFET • • • • • • • Surface Mount Available in Tape & Reel Dynamic dv/dt Rating Repetitive Avalanche Rated Fast Switching Ease of Paralleling Simple Drive Requirements V d ss ~ 4 0 0 V
|
OCR Scan
|
IRF730S
SMD-220
D-6380
D0B1573
smd 0EE
SMD220
|
PDF
|
qml-38535
Abstract: E520
Text: REVISIONS LTR DESCRIPTION A DATE YR-MO-DA Update to current requirements. Editorial changes throughout. - gap 06-08-10 APPROVED Ray Monnin The original first page of this drawing has been replaced. REV SHEET REV SHEET REV STATUS REV A A A A A A A A A A A
|
Original
|
|
PDF
|
MC100LVEL59
Abstract: MC100LVEL59DW MC100LVEL59DWG
Text: MC100LVEL59 3.3V ECL Triple 2:1 Multiplexer Description The MC100LVEL59 is a 3.3 V triple 2:1 multiplexer with differential outputs. The output data of the multiplexers can be controlled individually via the select inputs or as a group via the common select input. The flexible selection scheme makes the device
|
Original
|
MC100LVEL59
MC100LVEL59
SO-20
MC100LVEL59/D
MC100LVEL59DW
MC100LVEL59DWG
|
PDF
|
MC100EL59
Abstract: MC100EL59DW MC100EL59DWG
Text: MC100EL59 5V ECL Triple 2:1 Multiplexer Description The MC100EL59 is a triple 2:1 multiplexer with differential outputs. The output data of the multiplexers can be controlled individually via the select inputs or as a group via the common select input. The flexible selection scheme makes the device useful for both
|
Original
|
MC100EL59
MC100EL59
SO-20
MC100EL59/D
MC100EL59DW
MC100EL59DWG
|
PDF
|
package marking 32
Abstract: MC100EL59 MC100EL59DW MC100EL59DWG
Text: MC100EL59 5V ECL Triple 2:1 Multiplexer Description The MC100EL59 is a triple 2:1 multiplexer with differential outputs. The output data of the multiplexers can be controlled individually via the select inputs or as a group via the common select input. The flexible selection scheme makes the device useful for both
|
Original
|
MC100EL59
MC100EL59
SO-20
MC100EL59/D
package marking 32
MC100EL59DW
MC100EL59DWG
|
PDF
|
MC100LVEL59
Abstract: MC100LVEL59DW MC100LVEL59DWG
Text: MC100LVEL59 3.3V ECL Triple 2:1 Multiplexer Description The MC100LVEL59 is a 3.3 V triple 2:1 multiplexer with differential outputs. The output data of the multiplexers can be controlled individually via the select inputs or as a group via the common select input. The flexible selection scheme makes the device
|
Original
|
MC100LVEL59
MC100LVEL59
SO-20
MC100LVEL59/D
MC100LVEL59DW
MC100LVEL59DWG
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC100LVEL59 3.3V ECL Triple 2:1 Multiplexer Description The MC100LVEL59 is a 3.3 V triple 2:1 multiplexer with differential outputs. The output data of the multiplexers can be controlled individually via the select inputs or as a group via the common select input. The flexible selection scheme makes the device
|
Original
|
MC100LVEL59
MC100LVEL59
MC100LVEL59/D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC100EL59 5V ECL Triple 2:1 Multiplexer Description The MC100EL59 is a triple 2:1 multiplexer with differential outputs. The output data of the multiplexers can be controlled individually via the select inputs or as a group via the common select input. The flexible selection scheme makes the device useful for both
|
Original
|
MC100EL59
MC100EL59
MC100EL59/D
|
PDF
|
SD642A0
Abstract: TS3DV642A0RUAR
Text: TS3DV642 www.ti.com SCDS343 – MAY 2013 12-Channel 1:2 MUX/DEMUX with1.8V Compatible Control and Power-Down Mode Check for Samples: TS3DV642 FEATURES APPLICATIONS • • • • • • • 1 • • • • • • • Switch Type: 2:1 or 1:2 Differential Bandwidth –3dB
|
Original
|
TS3DV642
SCDS343
12-Channel
A114B,
42-pin
SD642A0
TS3DV642A0RUAR
|
PDF
|
TS3DV642A0RUAR
Abstract: No abstract text available
Text: TS3DV642 www.ti.com SCDS343 – MAY 2013 12-Channel 1:2 MUX/DEMUX with1.8V Compatible Control and Power-Down Mode Check for Samples: TS3DV642 FEATURES APPLICATIONS • • • • • • • 1 • • • • • • • Switch Type: 2:1 or 1:2 Differential Bandwidth –3dB
|
Original
|
TS3DV642
SCDS343
12-Channel
A114B,
42-pin
TS3DV642A0RUAR
|
PDF
|
WW26
Abstract: IDT 20-SOIC package marking Marking D1B PART MARKING D0B FREESCALE marking code 8 soic IDT SO-20 package marking WW39
Text: Freescale Semiconductor, Inc. Order number: MC100ES6056 3, 06/2004 DATARevSHEET TECHNICAL DATA 2.5V / 3.3V ECL/PECL/LVDS Dual Differential 2:1 ECL/PECL/LVDS Multiplexer 2.5V / 3.3V The MC100ES6056 is a dual, fully differential 2:1 multiplexer. The differential
|
Original
|
MC100ES6056
199707558G
WW26
IDT 20-SOIC package marking
Marking D1B
PART MARKING D0B
FREESCALE marking code 8 soic
IDT SO-20 package marking
WW39
|
PDF
|
100EL56
Abstract: MC100EL56 MC100EL56DW
Text: MC100EL56 5V ECL Dual Differential 2:1 Multiplexer Description The MC100EL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple VBB pins are
|
Original
|
MC100EL56
MC100EL56
MC100EL56/D
100EL56
MC100EL56DW
|
PDF
|
|
|
MC100LVEL56
Abstract: MC100LVEL56DW MC100LVEL56DWG
Text: MC100LVEL56 3.3V ECL Dual Differential 2:1 Multiplexer Description The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to
|
Original
|
MC100LVEL56
MC100LVEL56
MC100LVEL56/D
MC100LVEL56DW
MC100LVEL56DWG
|
PDF
|
100EL56
Abstract: MC100EL56 MC100EL56DW
Text: MC100EL56 5V ECL Dual Differential 2:1 Multiplexer Description The MC100EL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple VBB pins are
|
Original
|
MC100EL56
MC100EL56
MC100EL56/D
100EL56
MC100EL56DW
|
PDF
|
MC100LVEL56DWG
Abstract: MC100LVEL56 MC100LVEL56DW
Text: MC100LVEL56 3.3V ECL Dual Differential 2:1 Multiplexer Description The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to
|
Original
|
MC100LVEL56
MC100LVEL56
MC100LVEL56/D
MC100LVEL56DWG
MC100LVEL56DW
|
PDF
|
1005 Ic Data
Abstract: kv 2135 ECL 200 ecl not EE 1605 power Toggle switch so-20 MC100LVEL56 MC100LVEL56DW MC100LVEL56DWR2
Text: MC100LVEL56 3.3V ECL Dual Differential 2:1 Multiplexer The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to
|
Original
|
MC100LVEL56
MC100LVEL56
MC100LVEL56/D
1005 Ic Data
kv 2135
ECL 200
ecl not
EE 1605
power Toggle switch
so-20
MC100LVEL56DW
MC100LVEL56DWR2
|
PDF
|
100el56
Abstract: MC100EL56 MC100EL56DW
Text: MC100EL56 5V ECL Dual Differential 2:1 Multiplexer Description The MC100EL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple VBB pins are
|
Original
|
MC100EL56
MC100EL56
MC100EL56/D
100el56
MC100EL56DW
|
PDF
|
100el56
Abstract: 1005 Ic Data 3525 "application note" data sheet IC 74 led cross reference so-20 truth table NOT gate 74 MC100EL56 MC100EL56DW
Text: MC100EL56 5V ECL Dual Differential 2:1 Multiplexer The MC100EL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple VBB pins are provided to ease AC coupling input signals.
|
Original
|
MC100EL56
MC100EL56
MC100EL56/D
100el56
1005 Ic Data
3525 "application note"
data sheet IC 74
led cross reference
so-20
truth table NOT gate 74
MC100EL56DW
|
PDF
|
MC100LVEL56
Abstract: MC100LVEL56DW MC100LVEL56DWG
Text: MC100LVEL56 3.3V ECL Dual Differential 2:1 Multiplexer Description The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to
|
Original
|
MC100LVEL56
MC100LVEL56
MC100LVEL56/D
MC100LVEL56DW
MC100LVEL56DWG
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC100LVEL56 3.3V ECL Dual Differential 2:1 Multiplexer Description The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to
|
Original
|
MC100LVEL56
MC100LVEL56
MC100LVEL56/D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC100EL56 5V ECL Dual Differential 2:1 Multiplexer Description The MC100EL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple VBB pins are
|
Original
|
MC100EL56
MC100EL56
MC100EL56/D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC100LVEL56 3.3V ECL Dual Differential 2:1 Multiplexer The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to
|
Original
|
MC100LVEL56
MC100LVEL56/D
|
PDF
|
