Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PARALLEL TO SERIAL CONVERSION VERILOG Search Results

    PARALLEL TO SERIAL CONVERSION VERILOG Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    CS-SAS2MUKPTR-000.5 Amphenol Cables on Demand Amphenol CS-SAS2MUKPTR-000.5 External Mini-SAS Cable (Pull-Tab) - 4x Mini-SAS (SFF-8088) to 4x Mini-SAS (SFF-8088) 0.5m Datasheet
    CS-SAS2MUKPTR-002 Amphenol Cables on Demand Amphenol CS-SAS2MUKPTR-002 External Mini-SAS Cable (Pull-Tab) - 4x Mini-SAS (SFF-8088) to 4x Mini-SAS (SFF-8088) 2m Datasheet
    CS-SAS2MUKPTR-006 Amphenol Cables on Demand Amphenol CS-SAS2MUKPTR-006 External Mini-SAS Cable (Pull-Tab) - 4x Mini-SAS (SFF-8088) to 4x Mini-SAS (SFF-8088) 6m Datasheet
    CS-SASMINTOHD-002 Amphenol Cables on Demand Amphenol CS-SASMINTOHD-002 2m (6.6') External 4x Mini-SAS to HD Mini-SAS Cable - 4x Mini-SAS HD (SFF-8644) to 4x Mini-SAS 26-pin (SFF-8088) Passive Copper Cable [28 AWG] - 6G SAS 2.1 / iPass+™ HD Datasheet
    CS-SASMINTOHD-003 Amphenol Cables on Demand Amphenol CS-SASMINTOHD-003 3m (9.8') External 4x Mini-SAS to HD Mini-SAS Cable - 4x Mini-SAS HD (SFF-8644) to 4x Mini-SAS 26-pin (SFF-8088) Passive Copper Cable [28 AWG] - 6G SAS 2.1 / iPass+™ HD Datasheet
    CS-SASMINTOHD-001 Amphenol Cables on Demand Amphenol CS-SASMINTOHD-001 1m (3.3') External 4x Mini-SAS to HD Mini-SAS Cable - 4x Mini-SAS HD (SFF-8644) to 4x Mini-SAS 26-pin (SFF-8088) Passive Copper Cable [30 AWG] - 6G SAS 2.1 / iPass+™ HD Datasheet

    PARALLEL TO SERIAL CONVERSION VERILOG Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    vhdl code fro complex multiplication and addition

    Abstract: 64 bit cpci backplane 100K preset horizontal ldr block diagram verilog code for implementation of eeprom vhdl code 16 bit processor 25G01K100 CYS25G01K100 STM-16
    Text: CYS25G01K100V1 2.5-Gbps Programmable Serial Interface Features — Copper cables • High-speed HS Programmable Serial Interface™ (PSI™) • 2.48- to 2.5-Gbps serial signaling rate • Full Bellcore and ITU jitter compliance • Flexible parallel-to-serial conversion in transmit path


    Original     		PDF CYS25G01K100V1 CYS25G01K100. CYP25G01K100. CYS25G01K100 vhdl code fro complex multiplication and addition 64 bit cpci backplane 100K preset horizontal ldr block diagram verilog code for implementation of eeprom vhdl code 16 bit processor 25G01K100 STM-16

    vhdl code fro complex multiplication and addition

    Abstract: 25G01K100 CYS25G01K100 STM-16
    Text: 2.5-Gbps Programmable Serial Interface Features — Circuit board traces — Backplane links • High-speed HS Programmable Serial Interface™ (PSI™) • 2.48- to 2.5-Gbps serial signaling rate • Full Bellcore and ITU jitter compliance • Flexible parallel-to-serial conversion in transmit path


    Original     		PDF CYS25G01K100. vhdl code fro complex multiplication and addition 25G01K100 CYS25G01K100 STM-16

    Untitled

    Abstract: No abstract text available
    Text: Programmable Serial Interface Family High Speed PRELIMINARY Programmable Bandwidth Features • • • • • • • • • • • • • • • • 200 Mbps – 1.5 Gbps, 2.5 Gbps serial signaling rate Flexible parallel-to-serial conversion in transmit path


    Original     		PDF

    456-BGA

    Abstract: 45x45 bga 8kx1 RAM LB 156 15G04K100 15G04K200 25G01K100 25G02K100
    Text: Programmable Serial Interface High Speed Devices PRELIMINARY Programmable Bandwidth Features • • • • • • • • • • • • • • • • 200 Mbps–1.5 Gbps, 2.5 Gbps serial signaling rate Flexible parallel-to-serial conversion in transmit path


    Original     		PDF

    PSI5 transceiver

    Abstract: No abstract text available
    Text: Programmable Serial Interface PRELIMINARY Device Family High Speed Programmable Bandwidth Features • • • • • • • • • • • • • • • • 200 Mbps – 1.5 Gbps, 2.5 Gbps serial signaling rate Flexible parallel-to-serial conversion in transmit path


    Original     		PDF

    45x45 bga

    Abstract: 15G04K100 15G04K200 25G01K100 25G02K100
    Text: Programmable Serial Interface PRELIMINARY High Speed Devices Programmable Bandwidth Features • • • • • • • • • • • • • • • • 200 Mbps – 1.5 Gbps, 2.5 Gbps serial signaling rate Flexible parallel-to-serial conversion in transmit path


    Original     		PDF 384Kb 45x45 bga 15G04K100 15G04K200 25G01K100 25G02K100

    intel 8250

    Abstract: 8250 uart intel 8250 intel uart intel 8250 UART 8250 intel 8250 uart block diagram 8250 uart EP1K10 EP20K30E EPF10K30E
    Text: H8250 Megafunction Universal Asynchronous Receiver/Transmitter General Description Features The H8250 is a standard UART providing 100% software compatibility with the popular Intel 8250 device. It performs serial-to-parallel conversion on data originating from modems or other serial


    Original     		PDF H8250 intel 8250 8250 uart intel 8250 intel uart intel 8250 UART 8250 intel 8250 uart block diagram 8250 uart EP1K10 EP20K30E EPF10K30E

    intel 8250

    Abstract: intel 8250 UART 8250 intel 8250 uart intel 8250 intel uart vhdl code for 8 bit ODD parity generator 8250 uart datasheet verilog hdl code for parity generator uart 8250 configuration 8250 uart
    Text: H8250 Megafunction Universal Asynchronous Receiver/Transmitter General Description Features The H8250 is a standard UART providing 100% software compatibility with the popular Intel 8250 device. It performs serial-to-parallel conversion on data originating from modems or other serial


    Original     		PDF H8250 intel 8250 intel 8250 UART 8250 intel 8250 uart intel 8250 intel uart vhdl code for 8 bit ODD parity generator 8250 uart datasheet verilog hdl code for parity generator uart 8250 configuration 8250 uart

    FRS transceiver

    Abstract: CYP15G04K100V1-MGC verilog code 5 bit LFSR micro sd verilog MODEL
    Text: PRELIMINARY CYP15G04K100V1-MGC CYP15G04K200V2-MGC Programmable Serial Interface Frequency Agile Devices Features • • • • • • • • • • • • • • • • 200 Mbps–1.5 Gbps, 2.5 Gbps serial signaling rate Flexible parallel-to-serial conversion in transmit path


    Original     		PDF CYP15G04K100V1-MGC CYP15G04K200V2-MGC CYP15G04K100V1-MGC/CYP15G04K200V2-MGC FRS transceiver CYP15G04K100V1-MGC verilog code 5 bit LFSR micro sd verilog MODEL

    "Single-Port RAM"

    Abstract: PSI2G100S
    Text: CYPSI: Revision: March 21, 2001 Programmable Serial Interface Family High Speed PRELIMINARY Programmable Bandwidth Features • • • • • • • • • • • • • • • • 200 Mbps – 1.5 Gbps, 2.5 Gbps serial signaling rate Flexible parallel-to-serial conversion in transmit path


    Original     		PDF

    verilog code 16 bit processor

    Abstract: uart vhdl code fpga verilog hdl code for parity generator verilog code for ring counter D16450 verilog code for 8 bit shift register APEX20K APEX20KE D16550 FLEX10KE
    Text: D16450 Configurable UART ver 2.07 OVERVIEW The D16450 is a soft Core of a Universal Asynchronous Receiver/Transmitter UART functionally identical to the TL16C450. D16450 performs serial-to-parallel conversion on data characters received from a peripheral


    Original     		PDF D16450 D16450 TL16C450. verilog code 16 bit processor uart vhdl code fpga verilog hdl code for parity generator verilog code for ring counter verilog code for 8 bit shift register APEX20K APEX20KE D16550 FLEX10KE

    verilog code for UART baud rate generator

    Abstract: H16450S EP1K10 EP20K30E EPF10K30E R 433 transmitter block diagram baud rate generator vhdl verilog code for baud rate generator
    Text: H16450S Megafunction Universal Asynchronous Receiver/Transmitter General Description Features The H16450S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16450 device. It performs serial-to-parallel conversion on data originating


    Original     		PDF H16450S H16450S verilog code for UART baud rate generator EP1K10 EP20K30E EPF10K30E R 433 transmitter block diagram baud rate generator vhdl verilog code for baud rate generator

    verilog code for baud rate generator

    Abstract: uart vhdl h16750 verilog code for UART baud rate generator IrDa port synchronous fifo design in verilog baud rate generator vhdl vhdl code 16 bit processor H16750S H16750
    Text: H16750S Universal Asynchronous Receiver/Transmitter with FIFOs Megafunction General Description Features The H16750S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16750 device. It performs serial-to-parallel conversion on data originating


    Original     		PDF H16750S 16450compatible verilog code for baud rate generator uart vhdl h16750 verilog code for UART baud rate generator IrDa port synchronous fifo design in verilog baud rate generator vhdl vhdl code 16 bit processor H16750

    block diagram UART using VHDL

    Abstract: wishbone interface for UART LCMXO2-1200HC-4TG144C FSM VHDL interface of rs232 to UART in VHDL LFXP2-5E-5TN144C Lattice LFXP2 NS16450 RD1042 uart verilog testbench
    Text: WISHBONE UART November 2010 Reference Design RD1042 Introduction The Lattice WISHBONE UART provides an interface between the WISHBONE UART system bus and an RS232 serial communication channel. Figure 1 shows the major blocks implemented in the UART in non-FIFO mode. This UART reference design contains a receiver and a transmitter. The receiver performs serial-to-parallel conversion on the asynchronous data


    Original     		PDF RD1042 RS232 LatticeMico32 1-800-LATTICE block diagram UART using VHDL wishbone interface for UART LCMXO2-1200HC-4TG144C FSM VHDL interface of rs232 to UART in VHDL LFXP2-5E-5TN144C Lattice LFXP2 NS16450 RD1042 uart verilog testbench

    xilinx uart verilog code

    Abstract: vhdl code for rs232 receiver vhdl code for uart communication vhdl code for shift register vhdl code for serial transmitter 16 bit register vhdl vhdl code for rs232 interface UART using VHDL uart verilog code vhdl code for 8 bit shift register
    Text: Application Note: CPLD R UARTs in Xilinx CPLDs XAPP341 v1.1 April 17, 2000 Summary This application note provides a functional description of VHDL and Verilog source code for a UART. The code is used to target the XC95144 and XCR3128 CPLDs. The functionality of the


    Original     		PDF XAPP341 XC95144 XCR3128 RS232. XAPP341 xilinx uart verilog code vhdl code for rs232 receiver vhdl code for uart communication vhdl code for shift register vhdl code for serial transmitter 16 bit register vhdl vhdl code for rs232 interface UART using VHDL uart verilog code vhdl code for 8 bit shift register

    vhdl code for rs232 receiver

    Abstract: xilinx uart verilog code interface of rs232 to UART in VHDL vhdl code for uart communication vhdl code for serial transmitter vhdl code 16 bit microprocessor uart verilog code verilog code for serial transmitter verilog code for 8 bit shift register parallel to serial conversion vhdl
    Text: Application Note: CPLD R UARTs in Xilinx CPLDs XAPP341 v1.3 October 1, 2002 Summary This application note provides a functional description of VHDL and Verilog source code for a UART. The code is used to target the XC95144, XCR3128XL, or XC2C128 CPLDs. The


    Original     		PDF XAPP341 XC95144, XCR3128XL, XC2C128 RS232. XAPP341 XCR3128 XCR3128XL vhdl code for rs232 receiver xilinx uart verilog code interface of rs232 to UART in VHDL vhdl code for uart communication vhdl code for serial transmitter vhdl code 16 bit microprocessor uart verilog code verilog code for serial transmitter verilog code for 8 bit shift register parallel to serial conversion vhdl

    vhdl code manchester encoder

    Abstract: vhdl code for manchester decoder vhdl code for clock and data recovery manchester verilog decoder manchester encoder manchester code verilog vhdl code for nrz vhdl manchester vhdl manchester encoder manchester encoder xilinx
    Text: Application Note: CoolRunner CPLDs R XAPP339 v1.2 Jaunary 10, 2001 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code


    Original     		PDF XAPP339 XC9572 XCR3064XL XAPP339 vhdl code manchester encoder vhdl code for manchester decoder vhdl code for clock and data recovery manchester verilog decoder manchester encoder manchester code verilog vhdl code for nrz vhdl manchester vhdl manchester encoder manchester encoder xilinx

    vhdl code manchester encoder

    Abstract: manchester verilog decoder manchester code verilog line code manchester vhdl manchester vhdl code for nrz Manchester code vhdl code for manchester decoder vhdl code for binary data serial transmitter vhdl code for clock and data recovery
    Text: Application Note: CoolRunner CPLDs R XAPP339 v1.1 April 17, 2000 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code


    Original     		PDF XAPP339 XC9572 XCR3064XL XAPP339 vhdl code manchester encoder manchester verilog decoder manchester code verilog line code manchester vhdl manchester vhdl code for nrz Manchester code vhdl code for manchester decoder vhdl code for binary data serial transmitter vhdl code for clock and data recovery

    cyclic redundancy check verilog source

    Abstract: vhdl code manchester encoder vhdl code for manchester decoder vhdl code for clock and data recovery manchester code vhdl manchester verilog code for uart communication manchester manchester verilog decoder vhdl code for uart communication
    Text: Application Note: CoolRunner CPLDs R XAPP339 v1.3 October 1, 2002 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code


    Original     		PDF XAPP339 XC9572, XCR3064XL, XC2C64 XAPP339 cyclic redundancy check verilog source vhdl code manchester encoder vhdl code for manchester decoder vhdl code for clock and data recovery manchester code vhdl manchester verilog code for uart communication manchester manchester verilog decoder vhdl code for uart communication

    parallel to serial conversion verilog

    Abstract: uart verilog testbench H16450 transmitter vhdl UART verification IP XC2V80 XC2S50E-7
    Text: H16450 — Universal Asynchronous Receiver/Transmitter April 5, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Core documentation EDIF Netlist; VHDL & Verilog Design File Formats Source RTL available at extra


    Original     		PDF H16450 parallel to serial conversion verilog uart verilog testbench transmitter vhdl UART verification IP XC2V80 XC2S50E-7

    LATTICE plsi architecture 3000 SERIES speed

    Abstract: ACTEL A1010 ATT ORCA fpga LATTICE plsi 3000 SERIES cpld A1020 transistor Actel A1020 EPM5000 actel part markings altera A1020 temic A1020
    Text: ULCt Conversion Matra MHS Conversion Process Conversion The Basic Process At its most simple level, the process of going from an FPGA or PLD design into a lower cost alternative device can be broken down into three steps Figure 1 . The first step is to convert the netlist from the FPGA or PLD form


    Original     		PDF

    vhdl code for parallel to serial converter

    Abstract: vhdl code for 4-bit counter synchronous dual port ram 16*8 verilog code 16x8 dual ram verilog code for image rotation vhdl code for 8 bit ram parallel to serial conversion verilog serial to parallel converter in vhdl XAPP194 vhdl code for 4 bit ram
    Text: Application Note: Virtex Series R Serial-to-Parallel Converter Author: Paul Gigliotti XAPP194 v.1.0 July 20, 2004 Summary This application note describes the transformation of multiple synchronous serial data streams to parallel data through a multi-channel Serial-to-Parallel Converter. The design, the system


    Original     		PDF XAPP194 vhdl code for parallel to serial converter vhdl code for 4-bit counter synchronous dual port ram 16*8 verilog code 16x8 dual ram verilog code for image rotation vhdl code for 8 bit ram parallel to serial conversion verilog serial to parallel converter in vhdl XAPP194 vhdl code for 4 bit ram

    LATTICE plsi 3000 SERIES cpld

    Abstract: EPM9000 TEMIC PLD EPF8000 actel a1240 actel act1 family pLSI2000 A1415-A14100 EPM5000 Actel a1280 pinout
    Text: Device Specific Device Specific Conversion Information Actel FPGA Conversion FPGA Description RAM Actel devices come in seven families for which ULC conversions are supported: ACT1 A1010, A1020 , ACT2 (A1225, A1240 and A1280), ACT3 (A1415-A14100), ACTEL 40MX and 42MX, the


    Original     		PDF A1010, A1020) A1225, A1240 A1280) A1415-A14100) 1200XL 3200X EPF10K20TC144 LATTICE plsi 3000 SERIES cpld EPM9000 TEMIC PLD EPF8000 actel a1240 actel act1 family pLSI2000 A1415-A14100 EPM5000 Actel a1280 pinout

    cordic sine cosine generator vhdl

    Abstract: cordic vhdl code for cordic algorithm vhdl code for cordic vhdl code for rotation cordic vhdl code for vector cordic verilog code for cordic verilog code for cordic algorithm cordic algorithm code in verilog vhdl code for cordic cosine and sine
    Text: CoreCORDIC CORDIC RTL Generator Product Summary • – Intended Use • COordinate Rotation DIgital Computer CORDIC Rotator Function for Actel FPGAs Vector Rotation – Conversion of Polar Coordinates to Rectangular Coordinates • Vector Translation – Conversion of Rectangular


    Original     		PDF