smd P181
Abstract: p181 smd P181 G IQXO-70 IQXO-70I IQXO-71 IQXO-71I 4.0MHZ IQXO-71I
Text: IQXO-70, -71 Outline in mm inches - (scale 2:1) ISSUE 7; 13 SEPTEMBER 1999 Delivery Options n 5 .0 (0 .1 9 7 ) Common frequencies are available from stock please see p181 for details n Tri-state HCMOS/TTL (5.0V)(IQXO-70) n Tri-state HCMOS (3.3V) (IQXO-71)
|
Original
|
PDF
|
IQXO-70,
IQXO-71)
IQXO-70I,
IQXO-70)
smd P181
p181 smd
P181 G
IQXO-70
IQXO-70I
IQXO-71
IQXO-71I
4.0MHZ IQXO-71I
|
P181 Photocoupler
Abstract: P181 TOSHIBA TLP181 TOSHIBA P181 toshiba tlp181 p181 gr p181 MARKING P181 TLP181 equivalent tlp181 datasheet
Text: TLP181 V4 TOSHIBA Photocoupler TLP181(V4) Attachment: Specifications for VDE0884 option Types: TLP181 Type designations for ‘ option: (V4) ’, which are tested under VDE0884 requirements. Ex. : TLP181 (V4-GR-TPR) V4: VDE0884 option GR: CTR rank name TPR: standard taping name
|
Original
|
PDF
|
TLP181
VDE0884
TLP181
P181 Photocoupler
P181 TOSHIBA
TOSHIBA P181
toshiba tlp181
p181 gr
p181
MARKING P181
TLP181 equivalent
tlp181 datasheet
|
IDT72401
Abstract: IDT72402 IDT72403 IDT72404
Text: IDT72401 IDT72402 IDT72403 IDT72404 CMOS PARALLEL FIFO 64 x 4 and 64 x 5 Integrated Device Technology, Inc. FEATURES: • • • • • • • • • • • • • • • • • First-ln/First-Out Dual-Port memory 64 x 4 organization IDT72401/72403
|
Original
|
PDF
|
IDT72401
IDT72402
IDT72403
IDT72404
IDT72401/72403)
IDT72402/72404)
175mW
45MHz
IDT72403/72404
MIL-STD-883,
IDT72401
IDT72402
IDT72403
IDT72404
|
Untitled
Abstract: No abstract text available
Text: IDT72401 IDT72402 IDT72403 IDT72404 CMOS PARALLEL FIFO 64 x 4 and 64 x 5 IDT72404 are asynchronous high-performance First-ln/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an Output Enable OE pin. The FlFOs accept 4-bit or 5-bit data at the data input
|
Original
|
PDF
|
IDT72401
IDT72402
IDT72403
IDT72404
IDT72404
IDT72403
IDT72402
|
IDT72401
Abstract: IDT72402 IDT72403 IDT72404 300 mil, D18-1 IDT
Text: IDT72401 IDT72402 IDT72403 IDT72404 CMOS PARALLEL FIFO 64 x 4 and 64 x 5 Integrated Device Technology, Inc. FEATURES: • • • • • • • • • • • • • • • • • First-ln/First-Out Dual-Port memory 64 x 4 organization IDT72401/72403
|
Original
|
PDF
|
IDT72401
IDT72402
IDT72403
IDT72404
IDT72401/72403)
IDT72402/72404)
175mW
45MHz
IDT72403/72404
MIL-STD-883,
IDT72401
IDT72402
IDT72403
IDT72404
300 mil, D18-1 IDT
|
Untitled
Abstract: No abstract text available
Text: IDT72401 IDT72402 IDT72403 IDT72404 CMOS PARALLEL FIFO 64 x 4 and 64 x 5 IDT72404 are asynchronous high-performance First-ln/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an Output Enable OE pin. The FlFOs accept 4-bit or 5-bit data at the data input
|
Original
|
PDF
|
IDT72401
IDT72402
IDT72403
IDT72404
IDT72401/72403)
IDT72402/72404)
175mW
45MHz
IDT72403/72404
MlL-STD-883,
|
MOSFET P239
Abstract: XC4000XLA VDR P275 L20 P55 MOSFET XC4000E XC4000X XC4000XL XC4000XV XC4013XLA XC4028XLA
Text: XC4000XLA/XV Field Programmable Gate Arrays R February 1, 1999 Version 1.0 6* Product Specification XC4000XLA/XV Family FPGAs XC4000XLA/XV Electrical Features Note: XC4000XLA devices are improved versions of XC4000XL devices. The XC4000XV devices have the
|
Original
|
PDF
|
XC4000XLA/XV
XC4000XLA/XV
XC4000XLA
XC4000XL
XC4000XV
XC4000E
XC4000X
MOSFET P239
VDR P275 L20
P55 MOSFET
XC4013XLA
XC4028XLA
|
J29 P190
Abstract: p331 TRANSISTOR p477 p525 P364 P521 G P440 C 05 P521 G2 p372 transistor P519
Text: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
PDF
|
|
P521 FAIRCHILD
Abstract: J29 P190 P211A11 fairchild AG12 diode fairchild Ah7 FAIRCHILD AB29 transistor P421 fairchild AJ23 P449 P315 transistor
Text: MSX Family Datasheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
PDF
|
|
j29 p190
Abstract: IR P317 p331 TRANSISTOR IR p133 IR p011 MSX532TB792 p308 m29u1 IR P317 t RCA 532
Text: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
PDF
|
|
P132-P134
Abstract: p331 TRANSISTOR P452
Text: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
PDF
|
|
aw7 TRANSISTOR
Abstract: P449 I-CUBE iq P-033 Bus repeater p426 P-238 P122-P120 p331 TRANSISTOR P339
Text: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
PDF
|
|
transistor P397
Abstract: P521 G P089 P521 FAIRCHILD transistor P479 MSX532 MSX532TB792 P039 UP501 P449
Text: Revised June 2002 MSX532 532 Port Digital Crosspoint Switch with LVTTL I/O’s General Description Features The MSX family of SRAM-based bit-oriented switching devices offer flow-through NRZ data rates of up to 150Mb/s and registered clock frequencies of up to 75MHz. The I/O
|
Original
|
PDF
|
MSX532
150Mb/s
75MHz.
transistor P397
P521 G
P089
P521 FAIRCHILD
transistor P479
MSX532
MSX532TB792
P039
UP501
P449
|
nec p181
Abstract: H2 P120 uPD703038 U10243E en2 n5 nec
Text: To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid
|
Original
|
PDF
|
|
|
P181 Japan
Abstract: 3T-20 P181 uPD703038 uPD70F3038 uPD70F3038Y uPD70F3040 uPD70F3040Y
Text: To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid
|
Original
|
PDF
|
|
P153 transistor
Abstract: No abstract text available
Text: FLAT PANEL TYPE MULTIANODE PHOTOMULTIPLIER TUBE ASSEMBLY H9500, H9500-03 52 mm Square, Bialkali Photocathode, 12-stage, 16 x 16 Multianode, Small Dead Space, Fast Time Response FEATURES ●Small Animal Imaging ●Compact Gamma Camera ●Scinti-mammography
|
Original
|
PDF
|
H9500,
H9500-03
12-stage,
H9500
SE-164
TPMH1309E02
B1201
P153 transistor
|
p181 4 pin
Abstract: 511000 dram S511000 TC 511000
Text: MOSEL_MS511000 may isso 1,048,576 x 1 Fast Page Mode CMOS Dynamic RAM FEATURES GENERAL DESCRIPTION • Available in 70/80/100/120 ns The M O SEL M S511000 is a CM OS dynam ic RAM organized as 1,048,576 w ords x 1 bit. The M S511000 has been designed for m ainfram e, buffer memory,
|
OCR Scan
|
PDF
|
S511000
PID0061
MS511000
MS511000-70PC
MS511000-70SC
MS511000-70ZC
MS511000-80PC
MS511000-80SC
MS511000-80ZC
p181 4 pin
511000 dram
TC 511000
|
Untitled
Abstract: No abstract text available
Text: MOSEL M S511000 1,048,576 x 1 Fast Page Mode CMOS Dynamic RAM F E A TU R ES G E N E R A L D E S C R IP TIO N • Available in 70/80/100/120 ns The MOSEL MS511000 is a CMOS dynamic RAM organized as 1,048,576 words x 1 bit. The MS511000 has been designed for mainframe, buffer memory,
|
OCR Scan
|
PDF
|
S511000
MS511000
MS511000
MS511000-70PC
P18-1
MS511000-70SC
S26-1
MS511000-70ZC
Z20-1
|
P181 G
Abstract: DRAM 511000-70 ss1891 p181 4 pin 511000-70
Text: MOSEL M S511000 1,048,576 x 1 Fast Page Mode CMOS Dynamic RAM FEATURES GENERAL DESCRIPTION • Available in 70/80/100/120 ns The MOSEL MS511000 is a CMOS dynamic RAM organized as 1,048,576 words x 1 bit. The MS511000 has been designed for mainframe, buffer memory,
|
OCR Scan
|
PDF
|
S511000
MS511000
PID0061
MS511000
MS511000-70PC
MS511000-70SC
MS511000-70ZC
MS511000-80PC
MS511000-80SC
P181 G
DRAM 511000-70
ss1891
p181 4 pin
511000-70
|
Untitled
Abstract: No abstract text available
Text: CMOS PARALLEL FIFO 64 x 4 and 64 x 5 FEATURES: • • • • • • • • • • • • • • • • • First-In/First-Out Dual-Port memory 64 x 4 organization IDT72401/72403 64 x 5 organization (IDT72402/72404) RAM-based FIFO with low fall-through time
|
OCR Scan
|
PDF
|
IDT72401
IDT72402
IDT72403
IDT72404
IDT72401/72403)
IDT72402/72404)
175mW
45MHz
IDT72403/72404
MIL-STD-883,
|
Untitled
Abstract: No abstract text available
Text: CMOS PARALLEL FIFO 64 x 4 and 64 x 5 | dt Integrated D evize Technology, Inc. FEATURES: • • • • • • • • • • • • • • • • • First-In/First-Out D ual-Port mem ory 64 x 4 organization ID T72401/72403) 64 x 5 organization (ID T72402/72404)
|
OCR Scan
|
PDF
|
T72401/72403)
T72402/72404)
IDT72403/72404
MIL-STD-883,
P16-1
D16-1
S016-1
P18-1
D18-1
S018-1
|
p181 4 pin
Abstract: MS511000-12PC p181 MS511000-10 MS511000-12 MS511000-70 MS511000-80 S511000-70 S5110 S511000
Text: M OSEL M S511000 1,048,576 x 1 Fast Page Mode CMOS Dynamic RAM FEATURES G E N E R A L D E S C R IP T IO N • Available in 70/80/100/120 ns The M O SEL M S 511000 is a CM O S dynam ic RAM organized as 1,048,576 words x 1 bit. The M S 511000 has been designed for m ainfram e, buffer memory,
|
OCR Scan
|
PDF
|
MS511000
MS511000
PID0061
MS511000-70PC
P18-1
MS511000-70SC
S26-1
MS511000-70ZC
p181 4 pin
MS511000-12PC
p181
MS511000-10
MS511000-12
MS511000-70
MS511000-80
S511000-70
S5110
S511000
|
11AK12
Abstract: 4062XLA Trans Metrics P100 4044XL AD 690 xilinx HQ240 diode ak14
Text: £ X IU N X XC4000XLA/XV Field Programmable Gate Arrays February 1, 1999 Version 1.0 Product Specification XC4000XLA/XV Family FPGAs XC4000XLA/XV Electrical Features Note: XC 4000XLA devices are improved versions of X C 4000X L devices. The XC4000X V devices have the
|
OCR Scan
|
PDF
|
XC4000XLA/XV
4000XLA
4000X
XC4000X
XC4000E
11AK12
4062XLA
Trans Metrics P100
4044XL
AD 690
xilinx HQ240
diode ak14
|
diagram of ic p181
Abstract: P181 BL 712 P181 050 P181
Text: CMOS PARALLEL FIFO 64 x 4 and 64 x 5 FEATURES: • • • • • • • • • • • • • • • • • First-In/First-Out Dual-Port memory 64 x 4 organization IDT72401/72403 64 x 5 organization (IDT72402/72404) RAM-based FIFO with low fall-through time
|
OCR Scan
|
PDF
|
IDT72401
IDT72402
IDT72403
IDT72404
IDT72401/72403)
IDT72402/72404)
175mW
45MHz
IDT72403/72404
MIL-STD-883,
diagram of ic p181
P181 BL
712 P181
050 P181
|