fe3031
Abstract: 74lsxxx 80286 DMA ic 80286
Text: FE3031 INTRODUCTION 1.0 INTRODUCTION 1.1 DESCRIPTION 1.2 The FE3031 is an IBM* AT data buffer and parity generator/checker in a 100-pin PLCC package that contains all of the data buffers necessary to im plem ent an AT com patible computer. The FE3031 functions as a peripheral data bus buffer,
|
OCR Scan
|
PDF
|
FE3031
FE3031
100-pin
FE3600B
16-BIT
74lsxxx
80286 DMA
ic 80286
|
FE3010
Abstract: FE3001
Text: FE3031A INTRODUCTION 1.0 INTRODUCTION 1.2 1.1 DESCRIPTION The FE3031A is an IBM AT data buffer and parity generator/checker in a 100-pin PLCC package that contains all of the data buffers necessary to implement an AT compatible computer. The FE3031A functions as a peripheral data bus buff
|
OCR Scan
|
PDF
|
FE3031A
80386SX
FE3031A
FE3600
100-pin
ONBRD16
FE3010
FE3001
|
80288
Abstract: No abstract text available
Text: FE3031 WESTERN DIGITAL DATA 0:7 D ( 0:7 ) 646 í É EDATA ( 0:7 ) D ( 8:15 ) DATA (8:15) MDATA ( 0:7 ) 646 PARITY OUTPUTS PARITY INPUTS 280 646 PARITY ERROR MDATA (8:15) MEMR YMEMÏT 245 YMËMW Figure 2. FE3031 Functional Block Diagram AT Data Buffer I
|
OCR Scan
|
PDF
|
FE3031
FE3031
0ATA15
0ATA13
DATA11
DATA10
MDATA15
MDATA14
MDATA13
80288
|