CDCE913
Abstract: CDCEL913 TSSOP14
Text: CDCE913 CDCEL913 www.ti.com SCAS849B – JUNE 2007 – REVISED DECEMBER 2007 Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1-PLL, 3 Outputs
|
Original
|
CDCE913
CDCEL913
SCAS849B
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
CDCE913
CDCEL913
TSSOP14
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDCE913 CDCEL913 www.ti.com SCAS849B – JUNE 2007 – REVISED DECEMBER 2007 Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1-PLL, 3 Outputs
|
Original
|
CDCE913
CDCEL913
SCAS849B
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDCE913 CDCEL913 www.ti.com SCAS849B – JUNE 2007 – REVISED DECEMBER 2007 Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1-PLL, 3 Outputs
|
Original
|
CDCE913
CDCEL913
SCAS849B
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
|
PDF
|
CDCE913
Abstract: SSC16 CDCEL913 TSSOP14 ssc1720 cdce913pwg4
Text: CDCE913 CDCEL913 www.ti.com SCAS849B – JUNE 2007 – REVISED DECEMBER 2007 Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1-PLL, 3 Outputs
|
Original
|
CDCE913
CDCEL913
SCAS849B
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
CDCE913
SSC16
CDCEL913
TSSOP14
ssc1720
cdce913pwg4
|
PDF
|
SSC16
Abstract: SSC-25 SCAA085 CDCE925 TSSOP16 CDCE925PWG4 ssc24
Text: CDCE925 CDCEL925 www.ti.com SCAS847C – JULY 2007 – REVISED DECEMBER 2007 PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1-PLL, 3 Outputs
|
Original
|
CDCE925
CDCEL925
SCAS847C
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
SSC16
SSC-25
SCAA085
CDCE925
TSSOP16
CDCE925PWG4
ssc24
|
PDF
|
CDCE937
Abstract: CDCEL937 TSSOP24
Text: CDCE937 CDCEL937 www.ti.com SLAS564B – AUGUST 2007 – REVISED DECEMBER 2007 Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs • • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1-PLL, 3 Outputs
|
Original
|
CDCE937
CDCEL937
SLAS564B
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
CDCE937
CDCEL937
TSSOP24
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDCE913 CDCEL913 www.ti.com SCAS849E – JUNE 2007 – REVISED MARCH 2010 Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs Check for Samples: CDCE913, CDCEL913 FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1-PLL, 3 Outputs
|
Original
|
CDCE913
CDCEL913
SCAS849E
CDCE913,
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDCE949 CDCEL949 www.ti.com SCAS844D – AUGUST 2007 – REVISED MARCH 2010 Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs Check for Samples: CDCE949, CDCEL949 FEATURES • 1 • Member of Programmable Clock Generator Family
|
Original
|
CDCE949
CDCEL949
SCAS844D
CDCE949,
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
|
PDF
|
CDCE949
Abstract: CDCEL949 TSSOP24 SCAA SSC16
Text: CDCE949 CDCEL949 www.ti.com SCAS844A – AUGUST 2007 – REVISED DECEMBER 2007 Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1 PLLs, 3 Outputs
|
Original
|
CDCE949
CDCEL949
SCAS844A
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
IEEE1394,
CDCE949
CDCEL949
TSSOP24
SCAA
SSC16
|
PDF
|
CDCE949
Abstract: CDCEL949 TSSOP24
Text: CDCE949 CDCEL949 www.ti.com SCAS844A – AUGUST 2007 – REVISED DECEMBER 2007 Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs • FEATURES 1 • Member of Programmable Clock Generator Family – CDCE913/CDCEL913: 1 PLLs, 3 Outputs
|
Original
|
CDCE949
CDCEL949
SCAS844A
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
IEEE1394,
CDCE949
CDCEL949
TSSOP24
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDCE937 CDCEL937 www.ti.com SLAS564F – AUGUST 2007 – REVISED MARCH 2010 Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs Check for Samples: CDCE937, CDCEL937 FEATURES • • 1 • Member of Programmable Clock Generator
|
Original
|
CDCE937
CDCEL937
SLAS564F
CDCE937,
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
|
PDF
|
SSC31
Abstract: fs37 SSC3020 CDCE949 CDCE949QPWRQ1 ssc-32 SSC16 ssc24 SSC3120
Text: CDCE949-Q1 www.ti.com SCAS891 – FEBRUARY 2010 PROGRAMMABLE 4-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-,V and 3.3-V LVCMOS OUTPUTS Check for Samples: CDCE949-Q1 FEATURES 1 • • • • Qualified for Automotive Applications Member of Programmable Clock Generator
|
Original
|
CDCE949-Q1
SCAS891
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949:
SSC31
fs37
SSC3020
CDCE949
CDCE949QPWRQ1
ssc-32
SSC16
ssc24
SSC3120
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDCE925 CDCEL925 www.ti.com SCAS847F – JULY 2007 – REVISED MARCH 2010 PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS Check for Samples: CDCE925, CDCEL925 FEATURES • 1 • Member of Programmable Clock Generator Family
|
Original
|
CDCE925
CDCEL925
SCAS847F
CDCE925,
CDCE913/CDCEL913:
CDCE925/CDCEL925:
CDCE937/CDCEL937:
CDCE949/CDCEL949:
|
PDF
|
DDR266
Abstract: DDR333 W3EG264M64ETSR-JD3
Text: White Electronic Designs W3EG264M64ETSR-JD3 ADVANCED* 1GB – 2x64Mx64 DDR SDRAM REGISTERED w/PLL FEATURES DESCRIPTION Double-data-rate architecture The W3EG264M64ETSR is a 2x64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM component. The module consists of sixteen 64Mx8 DDR
|
Original
|
W3EG264M64ETSR-JD3
2x64Mx64
W3EG264M64ETSR
512Mb
64Mx8
133MHz
166MHz
DDR266
DDR333
W3EG264M64ETSR-JD3
|
PDF
|
|
DDR266
Abstract: DDR333 W3EG264M64ETSR-JD3
Text: White Electronic Designs W3EG264M64ETSR-JD3 ADVANCED* 1GB – 2x64Mx64 DDR SDRAM REGISTERED w/PLL FEATURES DESCRIPTION Double-data-rate architecture The W3EG264M64ETSR is a 2x64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM component. The module consists of sixteen 64Mx8 DDR
|
Original
|
W3EG264M64ETSR-JD3
2x64Mx64
W3EG264M64ETSR
512Mb
64Mx8
133MHz
166MHz
DDR266
DDR333
W3EG264M64ETSR-JD3
|
PDF
|
C101
Abstract: SN65LVDS150 SN65LVDS151 SN65LVDS152
Text: SN65LVDS150 MuxIt PLL FREQUENCY MULTIPLIER SLLS443 – DECEMBER 2000 D D D D D D D D D D SN65LVDS150 PW PACKAGE Marked as 65LVDS150 A Member of the MuxIt SerializerDeserializer Building-Block Chip Family Pin Selectable Frequency Multiplier Ratios Between 4 and 40
|
Original
|
SN65LVDS150
SLLS443
65LVDS150)
EIA/TIA-644-A
28-Pin
C101
SN65LVDS150
SN65LVDS151
SN65LVDS152
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS150 MuxIt PLL FREQUENCY MULTIPLIER SLLS443 – DECEMBER 2000 D D D D D D D D D D SN65LVDS150 PW PACKAGE Marked as 65LVDS150 A Member of the MuxIt SerializerDeserializer Building-Block Chip Family Pin Selectable Frequency Multiplier Ratios Between 4 and 40
|
Original
|
SN65LVDS150
SLLS443
EIA/TIA-644-A
28-Pin
65LVDS150)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS150 MuxIt PLL FREQUENCY MULTIPLIER SLLS443 – DECEMBER 2000 D D D D D D D D D D SN65LVDS150 PW PACKAGE Marked as 65LVDS150 A Member of the MuxIt SerializerDeserializer Building-Block Chip Family Pin Selectable Frequency Multiplier Ratios Between 4 and 40
|
Original
|
SN65LVDS150
SLLS443
EIA/TIA-644-A
28-Pin
65LVDS150)
|
PDF
|
ic CD4040 application
Abstract: PLL CD4046 application CD4046 pll application note Hsync Vsync RGB HC4046 pll application note HSYNC, VSYNC counter SoG to hsync vsync PLL cd4046 DATASHEET OF IC CD4040 CD4046 application note
Text: Regenerating HSYNC from Corrupted SOG or CSYNC during VSYNC Technical Brief June 9, 2008 TB476.0 By Rudy Berneike and David Laing Introduction Recovering from HSYNC loss in LCD monitors caused by poor signal coding implementation is important to maintaining good video imagery on many LCD monitors.
|
Original
|
TB476
ISL59885
ic CD4040 application
PLL CD4046 application
CD4046 pll application note
Hsync Vsync RGB
HC4046 pll application note
HSYNC, VSYNC counter
SoG to hsync vsync
PLL cd4046
DATASHEET OF IC CD4040
CD4046 application note
|
PDF
|
CP-1201
Abstract: DIR1703 DIR9001-Q1 IEC60958 IEC60958-3 IEC958 CPR-1205 b0241 IEC60958-3 standard
Text: BurrĆBrown Products from Texas Instruments DIR9001-Q1 SLLS843A – JUNE 2007 – REVISED FEBRUARY 2008 96-kHz, 24-Bit Digital Audio Interface Receiver FEATURES APPLICATIONS • One-Chip Digital Audio Interface Receiver DIR Including Low-Jitter Clock-Recovery
|
Original
|
DIR9001-Q1
SLLS843A
96-kHz,
24-Bit
IEC60958
IEC958)
CPR-1205
CP-1201,
CP-340)
tech3250
CP-1201
DIR1703
DIR9001-Q1
IEC60958
IEC60958-3
IEC958
CPR-1205
b0241
IEC60958-3 standard
|
PDF
|
MKC2
Abstract: No abstract text available
Text: TVP3026M Video Interface Palette SGLS101A January 1999 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information
|
Original
|
TVP3026M
SGLS101A
MKC2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TVP3026M Video Interface Palette SGLS101A January 1999 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information
|
Original
|
TVP3026M
SGLS101A
MHQF007A
4040237/A
MS-022
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TVP3026M Video Interface Palette SGLS101A January 1999 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information
|
Original
|
TVP3026M
SGLS101A
4040237/A
MS-022
|
PDF
|
Untitled
Abstract: No abstract text available
Text: BurrĆBrown Products from Texas Instruments DIR9001-Q1 SLLS843A – JUNE 2007 – REVISED FEBRUARY 2008 96-kHz, 24-Bit Digital Audio Interface Receiver FEATURES APPLICATIONS • One-Chip Digital Audio Interface Receiver DIR Including Low-Jitter Clock-Recovery
|
Original
|
DIR9001-Q1
SLLS843A
96-kHz,
24-Bit
IEC60958
IEC958)
CPR-1205
CP-1201,
CP-340)
tech3250
|
PDF
|