PM8388
Abstract: 200WN
Text: 0: 14 PM S/UNI10xGE Telecom Standard Product Data Sheet Released Mo nd ay ,1 3M ar S/UNI 10xGE ch ,2 00 6 10 :1 PM3388 rtm in er In co n Ten-Port Gigabit Ethernet Controller Proprietary and Confidential Released Issue No. 7: February 2006 Do wn l oa de d by
|
Original
|
S/UNI10xGE
PMC-2000340,
10xGE
PM3388
PMC-2000340
PMC-2000339
34x34
PM8388
200WN
|
PDF
|
2128H
Abstract: TS 231 z570 3dd237 M6665 pm356 C9681 STM-64 serdes k3431
Text: :2 6: 31 PM PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet Released m be r, 20 07 10 PM5317 nd ay ,1 6S ep te SPECTRA_9953 Data Sheet Proprietary and Confidential Released Issue No. 6: January, 2007 Do wn l oa de d by I HS Pa r ts Ma na g em en tI
|
Original
|
PM5317
SPECTRA-9953
PMC-2000741,
PM5317
PMC-2000741
1152-Pin
2128H
TS 231
z570
3dd237
M6665
pm356
C9681
STM-64 serdes
k3431
|
PDF
|
TsE 151
Abstract: TN-51 equivalent 7K27
Text: 1: 41 PM TSE Transmission Switch Element Datasheet Released be r, 20 07 10 :3 PM5372 nd ay ,1 6S ep te m TSE HS IN C on Su TRANSMISSION SWITCH ELEMENT Proprietary and Confidential Released Issue 7: November, 2001 Do wn l oa de d by I HS Pa r ts Ma na g
|
Original
|
PMC-1991258,
PM5372
SPECTRA-2488
39x39
TsE 151
TN-51 equivalent
7K27
|
PDF
|
Untitled
Abstract: No abstract text available
Text: , INC._ PEEL 20CG1 OA-10/PEEL™20CG1 OA-15 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility — 92 product term X 44 input AND array — Up to 22 inputs and 10 outputs — Independently programmable
|
OCR Scan
|
20CG1
OA-10/PEELâ
OA-15
12-configuration
105mA
20CG10A-10
20CG10A-15
10-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: iET , INC. PEEL 22CV1 OA-10/PEEL™22CV1 OA-15 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility — 132 product term x 44 input AND array — Up to 22 inputs and 10 outputs — Variable product term distribution 8 to
|
OCR Scan
|
22CV1
OA-10/PEELâ
OA-15
110mA
10-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LTC1660 L iim TECHNOLOGY M icropow er O ctal 10-Bit DAC FEATURES DESCFHFTIOn • 8 DACs in the Board Space of an SO-8 ■ 2.7V to 5.5V Single Supply Operation ■ ICC TYP = 450|oA, Just 56|aA per DAC ■ 1|oA Sleep Mode for Extended Battery Life ■ Restores Last DAC Setting After Sleep
|
OCR Scan
|
LTC1660
10-Bit
1000pF
75LSB
16-pin
LTC1458:
LTC1458L:
LTC1590
12-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ET Commercial INC. PEEL 22CV1 OA -7/-10/-15/L-15/-25 CMOS Programmable Electrically Erasable Logic Device Features • Architectural Flexibility — 132 product term X 44 input AND array — Up to 22 inputs and 10 outputs — Up to 12 configurations per macrocell
|
OCR Scan
|
22CV1
-7/-10/-15/L-15/-25
24-pin
28-pin
25MHz
22V10
PEEL22CV10A+
|
PDF
|
Untitled
Abstract: No abstract text available
Text: K T Commercial INC. PEEL 20CG1 OA -7/-10/-15/L-15/-25 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility — 92 product term X 44 input AND array — Up to 22 inputs and 10 outputs — Up to 12 configurations per macrocell
|
OCR Scan
|
20CG1
-7/-10/-15/L-15/-25
24-pin
28-pin
25MHz
10-bit
|
PDF
|
marking SDGe
Abstract: No abstract text available
Text: SMC FDC37C667 ADVANCE INFORMATION STANDARD MICROSYSTEMS CORPORATION Plug and Play Compatible Advanced High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controller FEATURES Plug and Play Compatible, Version 1.Oa Serial EEPROM Interface Eight Logic Devices, 10 Bit Addressing
|
OCR Scan
|
16-Bit
marking SDGe
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LTC1665/LTC1660 u f m TECHNOLOGY Micropower O ctal 8-Bit and 10-Bit DACs FCRTURCS DCSCRIPTIOn • Tiny: 8 DACs in the Board Space of an SO-8 ■ Micropower: 56|jA per DAC Plus 1|oA Sleep Mode for Extended Battery Life ■ Pin Compatible 8-Bit LTC1665 and 10-Bit LTC1660
|
OCR Scan
|
LTC1665/LTC1660
10-Bit
LTC1665
LTC1660
1000pF
LTC1660
16-pin
LTC1590
|
PDF
|
74V1GU04
Abstract: No abstract text available
Text: 74V1GU04 SINGLE INVERTER SINGLE STAGE . HIGH SPEED: tpD = 3.5 ns (TYP.) at Vcc = 5V . LOW POWER DISSIPATION: Icc = 1 |oA (MAX.) at T a = 25 °C . HIGH NOISE IMMUNITY: V nih = V nil = 10% V cc (MIN.) . POWERDOWN PROTECTION ON INPUT . SYMMETRICAL OUTPUT IMPEDANCE:
|
OCR Scan
|
74V1GU04
74V1GU04
SC-70
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TOSHIBA 2SD1410A 2 S D 1 4 1 OA TOSHIBA TRANSISTOR IGNITER APPLICATIONS SILICON NPN TRIPLE DIFFUSED TYPE HIGH VOLTAGE SWITCHING APPLICATIONS INDUSTRIAL APPLICATIONS Unit in mm 10 ±0.3 • High DC Current Gain : hpg = 2000 Min. ^3.2 ±0.2 2.7Í0.2 = 2V, I q = 2A)
|
OCR Scan
|
2SD1410A
|
PDF
|
ltdw
Abstract: LTDV LTC1446 LTC1660 LTC1661 LTC1661C LTC1661CMS8 LTC1661CN8 LTC1661I LTC1661IMS8
Text: Final Electrical Specifications r r u n e A LTC1661 ß TECHNOLOGY M icropow er Dual 10-Bit DAC in MSOP January 1999 F€RTUR€S DCSCRIPTIOn • Tiny: Two 10-Bit DACs in an 8-Lead MSOP— Half the Board Space of an SO-8 ■ Ultralow Power: 60|oA per DAC Plus 1uA Sleep
|
OCR Scan
|
10-Bit
1000pF
75LSB
LTC1454:
LTC1454L:
LTC1458/LTC1458L
12-Bit
LTC1458:
LTC1458L:
LTC1659
ltdw
LTDV
LTC1446
LTC1660
LTC1661
LTC1661C
LTC1661CMS8
LTC1661CN8
LTC1661I
LTC1661IMS8
|
PDF
|
c0880
Abstract: OMO45444 Motorola 04713 NC-1J
Text: REVISIONS DATE YR-MO-OA DESCWPDON LTR APPROVED REV SHEET REV SHEET REV STATUS OF SHEETS REV SHEET PMICN/A STANDARDIZED MILITARY DRAWING THIS DRAWMG IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A 10 1 11 PREPARED BY
|
OCR Scan
|
-IM/60911
5962-E640-1
MIl-STD-883,
MIL-STD-883
5962-8775001EX
10612/BEAJC
5962-8775001FX
10612/BFAJC
5962-87750012X
10612M/B2AJC
c0880
OMO45444
Motorola 04713
NC-1J
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: TO SH IBA 2SD1410A TOSHIBA TRANSISTOR SILICON NPN TRIPLE DIFFUSED TYPE 2 S D 1 4 1 OA IGNITER APPLICATIONS HIGH VOLTAGE SWITCHING APPLICATIONS INDUSTRIAL APPLICATIONS Unit in mm 10 ± 0.3 • . 03.2 ± 0.2 2.7± 0.2 High DC Current Gain : hp’g = 2000 Min.
|
OCR Scan
|
2SD1410A
|
PDF
|
qml-38535
Abstract: GDIP1-T28 521A10
Text: REVISIONS APPROVED DATE YR-MO-OA DESCRIPTION LTR REV SHEET REV SHEET 15 REV STATUS OF SHEETS REV 10 SHEET PREPARED BY Gary L. Gross PMIC N/A STANDARDIZED MILITARY DRAWING APPROVED BY Michael A. Frye 14 MICROCIRCUIT, MEMORY, DIGITAL, CMOS 64K X 8-BIT UVEPROM, MONOLITHIC
|
OCR Scan
|
T0047DÃ
5962-E226-94
QML-38535.
QML-38535
MIL-BUL-103.
MIL-BUL-103
T0047Dfl
GDIP1-T28
521A10
|
PDF
|
tm5054
Abstract: SMD 6 PIN code marking SOM LMJ-L 0000
Text: REVISIONS LTR APPROVED DATE YR-MO-OA DESCRIPTION REV SHEET REV SHEET REV STATUS OF SHEETS 22 21 REV 10 SHEET 11 12 13 14 15 17 16 18 19 20 PMIC N/A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 STANDARDIZED MILITARY DRAWING THIS DRAWING IS AVAILABLE
|
OCR Scan
|
74I-I3V6091!
5962-E1722
MIL-BUL-103.
MIL-BUL-103
tm5054
SMD 6 PIN code marking SOM
LMJ-L 0000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: REVISIONS LTR DESCRIPTION DATE APPROVED YR-MO-OA A Add one vendor, CAGE 65786. Add device types 03 and 04. Add margin test, programming procedure, waveform, and flowchart for method B. Add case outline letter K. 88-10-25 M. A. Frye B Add "Changes in accordance with NOR 5962-R10392."
|
OCR Scan
|
5962-R103-92.
MIL-BUL-103.
MIL-BUL-103
|
PDF
|
74VHCU04
Abstract: No abstract text available
Text: 74VHCU04 HEX INVERTER SINGLE STAGE PRELIMINARY DATA . HIGH SPEED: tPD = 3.5 ns (TYP.) at V c c = 5V • LOW POWER DISSIPATION: Icc = 2 |oA (MAX.) at Ta = 25 °C ■ HIGH NOISE IMMUNITY: V nih = V nil = 10% V c c (MIN.) . POWERDOWN PROTECTION ON INPUTS ■ SYMMETRICAL OUTPUT IMPEDANCE:
|
OCR Scan
|
74VHCU04
74VHCU04
TSS0P14
|
PDF
|
74HC592B1R
Abstract: No abstract text available
Text: Ä 7# SCS-THOMSON M54HC592 M74HC592 8 BIT REGISTER BINARY COUNTER • HIGH SPEED î m a x = 35 MHz TYP. AT VCC = 5 V ■ LOW POWER DISSIPATION Icc = 4 |oA (MAX.) AT T a = 25 °C ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS ■ BALANCED PROPAGATION DELAYS tPLH = tPHL
|
OCR Scan
|
M54HC592
M74HC592
54/74LS592
592F1R
74HC592B1R
74HC592C1R
M54/74HC592
0GS5Q71
M54/M74HC592
74HC592B1R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: REVISIONS LTR DATE YR-MO-OA DESCRIPTION APPROVED REV SHEET REV SHEET REV STATUS OF SHEETS REV SHEET PMICN/A 1 2 3 THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENT3 AND AGENCIES OF THE DEPARTMENT OF DEFENSE AM SC N/A 5 6 7 8 9 10 11 12 PREPARED BY Xh STANDARDIZED
|
OCR Scan
|
iw-74Â
5962-E341
59G2-8755901EX
10H518/BEAJC
5962-8755901FX
10H518/BFAJC
5962-87559012X
10H518M/B2AJC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IM L IM S I Final Electrical Specifications u r LTC1660 m TECHNOLOGY M icropow er O c tal 10-Bit DAC February 1998 KRTURCS DCSCRIPTIOn • 8 DACs in the Board Space of an SO-8 ■ 2.7V to 5.5V Single Supply Operation ■ lc c T Y P = 450|oA, Just 56|aA per DAC
|
OCR Scan
|
LTC1660
10-Bit
1000pF
75LSB
conv/LTC1458L
12-Bit
LTC1458:
LTC1458L:
LTC1590
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MXIC M X2 9 FI 6 1 OA/ B 1 6 M-BIT 2 M X 8 / 1 M X 1 6 CMOS SINGLE VOLTAGE FLASH EEPROM FEATURES • • • • • • • • • 5V ± 10% write and erase JEDEC-standard EEPROM commands Endurance:"! 00,000 cycles Fast access time: 70/90/120ns Sector erase architecture
|
OCR Scan
|
70/90/120ns
MX29F1610A/
44-PIN
48-PIN
|
PDF
|
EP900DM883B
Abstract: .7J05 EP900DM MD5C090
Text: REVISIONS LTR APPROVED DATE YR-MO-OA DESCRIPTION REV SHEET REV SHEET REV STATUS OF SHEETS RE:V SHEET PMIC N/A 1 2 3 4 5 6 7 8 9 10 11 12 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 4 5 4 4 4 /{¿ W 'T té & r. STANDARDIZED MILITARY DRAWING THIS DRAWING IS AVAILABLE
|
OCR Scan
|
74M2W60911
5962-E1283
5962-8854801QX
EP900DM883B
MD5C090
.7J05
EP900DM
|
PDF
|