Untitled
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
|
PDF
|
A115-A
Abstract: C101 SN74AUC08
Text: SN74AUC08 QUADRUPLE 2ĆINPUT POSITIVEĆAND GATE SCES512 − NOVEMBER 2003 D Optimized for 1.8-V Operation and Is 3.6-V D 1B 1Y 2A 2B 2Y 1A VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 10 3B 9 3A 6 7 8 3Y D D D D D I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
SN74AUC08
SCES512
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC08
|
PDF
|
A115-A
Abstract: C101 SN74AUC08
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC08
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
|
PDF
|
MS08 marking
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
MS08 marking
|
PDF
|
A115-A
Abstract: C101 SN74AUC08
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC08
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
|
PDF
|
A115-A
Abstract: C101 SN74AUC08
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC08
|
PDF
|
SN74AUC08
Abstract: A115-A C101 ms08
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
SN74AUC08
A115-A
C101
ms08
|
PDF
|
MS08 marking
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
MS08 marking
|
PDF
|
marking MS08
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
marking MS08
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 6 10 3B 9 3A 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: SN74AUC08 QUADRUPLE 2-INPUT POSITIVE-AND GATE www.ti.com SCES512A – NOVEMBER 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 4B 3 12 4A 4 11 4Y 5 10 3B 9 3A 6 7 8 3Y • • • • • 1B 1Y 2A 2B 2Y 1A • RGY PACKAGE TOP VIEW Optimized for 1.8-V Operation and Is 3.6-V I/O
|
Original
|
SN74AUC08
SCES512A
000-V
A114-A)
A115-A)
|
PDF
|
ELPIDA 512MB NOR FLASH
Abstract: nand mcp elpida MCP NOR FLASH SDRAM elpida Diskonchip MS08-D9SD7-B3 marking G3 QUALCOMM Reference manual nec 4 Banks x 1m x 32Bit Synchronous DRAM emblaze qualcomm 1100
Text: DiskOnChip-Based MCP Including DiskOnChip G3 and Mobile RAM Data Sheet, August 2004 • Highlights DiskOnChip-based MCP Multi-Chip Package is a complete memory solution. Efficiently packed in a small Fine-Pitch Ball Grid Array (FBGA) package, it is ideal for data and code
|
Original
|
97-DT-0304-00
ELPIDA 512MB NOR FLASH
nand mcp elpida
MCP NOR FLASH SDRAM elpida
Diskonchip
MS08-D9SD7-B3
marking G3
QUALCOMM Reference manual
nec 4 Banks x 1m x 32Bit Synchronous DRAM
emblaze
qualcomm 1100
|
PDF
|
