Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ML320 Search Results

    SF Impression Pixel

    ML320 Price and Stock

    Gowanda Electronics Corporation SML32-010K

    MOLDED UNSHIELDED INDUCTOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SML32-010K Reel 2,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.48965
    Buy Now
    Avnet Americas SML32-010K Bulk 125
    • 1 -
    • 10 -
    • 100 -
    • 1000 $3.18825
    • 10000 $2.2601
    Buy Now

    Gowanda Electronics Corporation SML32-039J

    MOLDED UNSHIELDED INDUCTOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SML32-039J Reel 2,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $3.15322
    Buy Now
    Avnet Americas SML32-039J Bulk 100
    • 1 -
    • 10 -
    • 100 $4.0293
    • 1000 $2.9585
    • 10000 $2.9585
    Buy Now

    Gowanda Electronics Corporation SML32-047K

    MOLDED UNSHIELDED INDUCTOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SML32-047K Reel 2,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.8987
    Buy Now
    Avnet Americas SML32-047K Bulk 100
    • 1 -
    • 10 -
    • 100 $3.8709
    • 1000 $2.7257
    • 10000 $2.7257
    Buy Now

    Gowanda Electronics Corporation SML32-082J

    MOLDED UNSHIELDED INDUCTOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SML32-082J Reel 2,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.87042
    Buy Now
    Avnet Americas SML32-082J Bulk 100
    • 1 -
    • 10 -
    • 100 $3.6927
    • 1000 $2.5996
    • 10000 $2.5996
    Buy Now

    Gowanda Electronics Corporation SML32-033K

    MOLDED UNSHIELDED INDUCTOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SML32-033K Reel 2,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.8987
    Buy Now
    Avnet Americas SML32-033K Bulk 100
    • 1 -
    • 10 -
    • 100 $3.8709
    • 1000 $2.7257
    • 10000 $2.7257
    Buy Now

    ML320 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    ML323

    Abstract: ML320 ML321 xc2064 fpga FF672 XC2064 XC3090 XC4005 XC5210 Xilinx jtag cable pcb Schematic
    Text: Virtex-II Pro ML320, ML321, ML323 Platform User Guide UG033 v2.1 P/N 0402071 March 19, 2004 R R "Xilinx" and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved. CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are


    Original
    ML320, ML321, ML323 UG033 XC2064, XC3090, XC4005, XC5210 RS232 ML320 ML321 xc2064 fpga FF672 XC2064 XC3090 XC4005 Xilinx jtag cable pcb Schematic PDF

    ML320G2-11

    Abstract: laser diode 405nm ML3xx2 ML320G2 blue Laser-Diode ML329G2 Laser Diodes 405 nm 3.8mm
    Text: MITSUBISHI LASER DIODES ML3xx2 LD SERIES FOR INDUSTRIAL SYSTEMS ML320G2-11 / ML329G2-11 TYPE NAME Please note that this data sheet may be changed without any notice. DESCRIPTION FEATURES • High Output Power: 120mW CW ML3XX2 is a high-power, high-efficient blue-violet


    Original
    ML320G2-11 ML329G2-11 120mW 405nm 405nm 120mW ML320G2) ML329G2) laser diode 405nm ML3xx2 ML320G2 blue Laser-Diode ML329G2 Laser Diodes 405 nm 3.8mm PDF

    408nm

    Abstract: No abstract text available
    Text: MITSUBISHI LASER DIODES ML3xx3 LD SERIES FOR INDUSTRIAL SYSTEMS TYPE NAME ML320G3 DESCRIPTION FEATURES • High Output Power: 160mW CW ML3XX3 is a high-power, high-efficient blue-violet semiconductor laser which provides a stable, single • High Efficiency: 1.7mW/mA (typ.)


    Original
    ML320G3 160mW 408nm 408nm 160mW TLDE-P1134 PDF

    laser diode 405nm

    Abstract: ML3xx2 ML320G2
    Text: MITSUBISHI LASER DIODES ML3xx2 LD SERIES FOR INDUSTRIAL SYSTEMS TYPE NAME ML320G2 DESCRIPTION FEATURES • High Output Power: 120mW CW ML3XX2 is a high-power, high-efficient blue-violet semiconductor laser which provides a stable, single • High Efficiency: 1.7mW/mA (typ.)


    Original
    ML320G2 120mW 405nm 405nm 120mW TLDE-P1092 laser diode 405nm ML3xx2 ML320G2 PDF

    XAPP759

    Abstract: verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264
    Text: Application Note: Virtex-II Pro Family R Configurable Physical Coding Sublayer Author: Dai Huang, Jack Lo, and Shalin Sheth XAPP759 v1.1 March 4, 2005 Summary This application note describes a Configurable Physical Coding Sublayer (CPCS) reference design that extends the functionality of the Xilinx RocketIO multi-gigabit transceiver (MGT)


    Original
    XAPP759 XAPP662: com/bvdocs/appnotes/xapp662 XAPP672: com/bvdocs/appnotes/xapp672 DS083: com/bvdocs/publications/ds083 ML321 XAPP759 verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264 PDF

    free verilog code of prbs pattern generator

    Abstract: verilog code 16 bit LFSR in PRBS pattern generator lfsr galois prbs using lfsr lfsr fibonacci XAPP661 verilog code for 10 gb ethernet verilog code 8 bit LFSR verilog HDL program to generate PWM
    Text: Application Note: Virtex-II Pro Family R RocketIO Transceiver Bit-Error Rate Tester Author: Dai Huang and Michael Matera XAPP661 v2.0.2 May 24, 2004 Summary This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between


    Original
    XAPP661 PPC405) XAPP661 free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS pattern generator lfsr galois prbs using lfsr lfsr fibonacci verilog code for 10 gb ethernet verilog code 8 bit LFSR verilog HDL program to generate PWM PDF

    5763MU

    Abstract: No abstract text available
    Text: LUM unit series LED displays LUM unit series ∗Omitting "LUM" from the part No. COB display type 64 64x64mm Dot size 16 × 16 Dots Reflection LED type Highluminance type 2563MU 302 2563ML 304 φ3 φ3 Chip LED type Short louver Long louver chip LED chip LED


    Original
    2563MU 2563ML 5122MU 512CMU 2565ML 256HML 128mm 192mm 5123MU ML300 5763MU PDF

    XC4VSX35-FF668-10

    Abstract: ML403 LCM-S01602DTR/M 88E111* HWCFG_MODE XC4VFX12-FF668-10 schematic ML403 virtex 4 xc4vfx12 ff668 HFJ11-1G01E XC4VFX12-FF668 Marvell PHY 88E1111 layout S01602DTR
    Text: ML401/ML402/ML403 Evaluation Platform User Guide UG080 v2.5 May 24, 2006 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,


    Original
    ML401/ML402/ML403 UG080 ML402 ML401/ML402/ML403 XC4VSX35-FF668-10 ML403 LCM-S01602DTR/M 88E111* HWCFG_MODE XC4VFX12-FF668-10 schematic ML403 virtex 4 xc4vfx12 ff668 HFJ11-1G01E XC4VFX12-FF668 Marvell PHY 88E1111 layout S01602DTR PDF

    16*32 LED Matrix

    Abstract: LUM-5763MU302 512H ML320
    Text: LUM unit series LED displays LUM unit series ∗Omitting "LUM" from the part No. COB display type 64 64x64mm Dot size 16 × 16 Dots Reflection LED type Highluminance type 2563MU 302 2563ML 304 φ3 φ3 Chip LED type Short louver Long louver chip LED chip LED


    Original
    2563ML 2563MU 2565ML 2565HML 5122MU 512CMU 128mm ML300 ML320 5123MU 16*32 LED Matrix LUM-5763MU302 512H ML320 PDF

    LCM-S01602DTR/M

    Abstract: MPC2551 XC3S1500-FG676 schematic usb to rj45 cable adapter VGA 20 PIN LCD MONITOR CABLE CONNECTION DIAGRAM spartan3 fpga development boards MPC2515 cypress CY7C67300 VGA 30 PIN LCD MONITOR CABLE CONNECTION DIAGRAM SP305
    Text: SP305 Spartan-3 Development Platform User Guide UG216 v1.1 March 3, 2006 UG216 (v1.1) March 3, 2006 SP305 Spartan-3 Development Platform User Guide www.xilinx.com R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate


    Original
    SP305 UG216 LCM-S01602DTR/M MPC2551 XC3S1500-FG676 schematic usb to rj45 cable adapter VGA 20 PIN LCD MONITOR CABLE CONNECTION DIAGRAM spartan3 fpga development boards MPC2515 cypress CY7C67300 VGA 30 PIN LCD MONITOR CABLE CONNECTION DIAGRAM PDF

    ML421

    Abstract: 2310 fx ML320 ML423 ML325 sp002 DS083 DS112 ML321 ML323
    Text: Aurora v3.0 DS128 September 19, 2008 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Aurora core implements the Aurora protocol on Virtex -II Pro and Virtex-4 FX FPGAs. The core can use up to 20 Virtex-II Pro or 24 Virtex-4 FPGA RocketIO™ multi-gigabit transceivers


    Original
    DS128 ML421 2310 fx ML320 ML423 ML325 sp002 DS083 DS112 ML321 ML323 PDF

    XAPP691

    Abstract: LocalLink XAPP258 10939 RAM32X1D vhdl code CRC 32 RAM64X1D XAPP261 SP006 xilinx logicore fifo generator 6.2
    Text: Application Note: Virtex-II and Virtex-II Pro Families R Parameterizable LocalLink FIFO Author: Wen Ying Wei, Dai Huang XAPP691 v1.0.1 May 10, 2007 Summary This application note describes the implementation of a parameterizable LocalLink FIFO, which is a First-In-First-Out memory queue with LocalLink interfaces on both sides. The LocalLink


    Original
    XAPP691 XAPP258: XAPP261: SP006: DS232: XAPP691 LocalLink XAPP258 10939 RAM32X1D vhdl code CRC 32 RAM64X1D XAPP261 SP006 xilinx logicore fifo generator 6.2 PDF

    2VP20

    Abstract: ACE FLASH ML324 TOP47 ML320 ML321 XC2064 XC3090 XC4005 XC5210
    Text: RocketIO BERT Reference Design User Guide ML32x Development Platforms UG064 v2.4 P/N 0402272 May 28, 2004 R R "Xilinx" and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved. CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are


    Original
    ML32x UG064 XC2064, XC3090, XC4005, XC5210 10-bit 8B/10B 2VP20 ACE FLASH ML324 TOP47 ML320 ML321 XC2064 XC3090 XC4005 PDF

    XAPP581

    Abstract: XAPP572 on error correction code in fpga in vhd RXRECCLK vhdl code fc 2 verilog code of 8 bit comparator asynchronous fifo vhdl xilinx verilog module of byte comparator
    Text: Application Note: Virtex-II Pro Family R XAPP581 v1.0 October 6, 2006 Summary Design Description Virtex-II Pro RocketIO Transceiver with 3X Oversampling for 1G Fibre Channel Author: Vinod Kumar Venkatavaradan This application note describes a 3X-oversampling reference design that provides a 200 Mb/s


    Original
    XAPP581 XAPP572: com/bvdocs/appnotes/xapp572 UG035: com/bvdocs/userguides/ug035 UG024: com/bvdocs/userguides/ug024 UG033: ML320, ML321, XAPP581 XAPP572 on error correction code in fpga in vhd RXRECCLK vhdl code fc 2 verilog code of 8 bit comparator asynchronous fifo vhdl xilinx verilog module of byte comparator PDF

    88E1111 RGMII

    Abstract: Marvell PHY 88E1111 Datasheet Xilinx Marvell 88E1111 vhdl Marvell PHY 88E1111 alaska rgmii specification 88E1111 RGMII phy Xilinx 88E1111 verilog Marvell PHY 88E1111 Datasheet RGMII
    Text: Application Note: Virtex-II, Virtex-II Pro Using the RGMII to Interface with the Gigabit Ethernet MAC R XAPP692 v1.0.1 September 28, 2006 Author: Mary Low Summary The Reduced Gigabit Media Independent Interface (RGMII) is an alternative to the Gigabit Media Independent Interface (GMII). In this application note, an RGMII adaptation module is


    Original
    XAPP692 DS200, 1000BASE-X) 88E1111 RGMII Marvell PHY 88E1111 Datasheet Xilinx Marvell 88E1111 vhdl Marvell PHY 88E1111 alaska rgmii specification 88E1111 RGMII phy Xilinx 88E1111 verilog Marvell PHY 88E1111 Datasheet RGMII PDF

    lfsr galois

    Abstract: free verilog code of prbs pattern generator lfsr fibonacci XAPP661 prbs pattern generator using analog verilog generating pwm verilog code PPC405 XAPP662 prbs using lfsr 8 bit LFSR for test pattern generation
    Text: Application Note: Virtex-II Pro Family R XAPP661 v2.0 June 25, 2003 RocketIO Transceiver Bit-Error Rate Tester Author: Dai Huang and Michael Matera Summary This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between


    Original
    XAPP661 PowerPCTM405 PPC405) XAPP661 an2002. lfsr galois free verilog code of prbs pattern generator lfsr fibonacci prbs pattern generator using analog verilog generating pwm verilog code PPC405 XAPP662 prbs using lfsr 8 bit LFSR for test pattern generation PDF

    ML323

    Abstract: ML320 ML321 XC2064 XC3090 XC4005 XC5210 AK423 Xilinx XC3090 UG1260
    Text: ZONE REV DATE REVISION DESCRIPTION DRAWN APPVD 01 Initial Release per DCN 0101735 04/12/04 S. Lamm 02 Revised per DCN 0101879 05/25/04 S. Lamm 03 Revised per DCN 0102071 10/14/04 DATE J. Huntting COPY SPECIFICATIONS: PAPER: 28 lb. Hammerhill COLOR: Pages REPRODUCTION:


    Original
    UG127 ML323 ML320 ML321 XC2064 XC3090 XC4005 XC5210 AK423 Xilinx XC3090 UG1260 PDF