Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MIPS64 INSTRUCTION SET Search Results

    MIPS64 INSTRUCTION SET Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DC2739A Analog Devices LTC2972 Demo Board Set Visit Analog Devices Buy
    DC1540B Analog Devices LTC2977 Demo Board Set: Eight Visit Analog Devices Buy
    DC2428A Analog Devices LTC2975 Demo Board Set - LTM46 Visit Analog Devices Buy
    LTC1799HS5#WTRMPBF Analog Devices 1kHz to 33MHz Res Set Visit Analog Devices Buy
    LTC1799HS5#WTRPBF Analog Devices 1kHz to 33MHz Res Set Visit Analog Devices Buy

    MIPS64 INSTRUCTION SET Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    telcordia GR-63-CORE

    Abstract: RM79xx Family User Manual RM7965 RM79xx PCB footprint cqfp 132 RM7065C RM7900 PMC-2030581 PCB footprint cqfp 208 MIPS7965-668B1
    Text: Standard Products MIP 7965 64-Bit Superscaler Microprocessor March 23, 2007 www.aeroflex.com/Avionics FEATURES ❑ Upscreened PMC-Sierra RM7965 ❑ Military and Industrial Grades Available ❑ CPU core with MIPS64 compatible Instruction Set Architecture that features:


    Original
    PDF 64-Bit RM7965 MIPS64TM 16-KB, 256-KB, 64-entry SCD7965 telcordia GR-63-CORE RM79xx Family User Manual RM79xx PCB footprint cqfp 132 RM7065C RM7900 PMC-2030581 PCB footprint cqfp 208 MIPS7965-668B1

    EJTAG

    Abstract: 64-Bit Microprocessors RM7965 MIPS RM7965 RM5231A 32-bit microprocessor architecture marvell IEEE GT-64240 RM7035C RM7935
    Text: RM7935/RM7965 64-bit Microprocessors with Integrated L2 Cache and EJTAG Released Product Brief PRODUCT HIGHLIGHTS • High-performance system interface: • New high performance MIPS64-compatible Instruction Set Architecture with integrated L2 cache and EJTAG:


    Original
    PDF RM7935/RM7965 64-bit 32-bit RM7935. MIPS64-compatible RM7965. PMC-2030350 EJTAG 64-Bit Microprocessors RM7965 MIPS RM7965 RM5231A 32-bit microprocessor architecture marvell IEEE GT-64240 RM7035C RM7935

    MAR 31750

    Abstract: No abstract text available
    Text: STLS2E02 Loongson 2E: 64-bit superscalar MIPS compatible microprocessor Data Brief Features • MIPS64 superscalar architecture ■ 800MHz max clock frequency typical conditions ■ Single/double precision floating-point units ■ New Streaming Multimedia instruction set


    Original
    PDF STLS2E02 64-bit MIPS64 800MHz 512KB DDR-333 800MHz 35x35 PBGA452 MAR 31750

    rm7965

    Abstract: RM79xx Family User Manual telcordia GR-63-CORE MIPS RM7965 RM7900 RM79xx
    Text: Standard Products MIP 7965 64-Bit Superscaler Microprocessor June 18, 2007 www.aeroflex.com/Avionics FEATURES ❑ Upscreened PMC-Sierra RM7965 ❑ Military and Industrial Grades Available ❑ CPU core with MIPS64 compatible Instruction Set Architecture that features:


    Original
    PDF 64-Bit RM7965 MIPS64TM 16-KB, 256-KB, 64-entry SCD7965 RM79xx Family User Manual telcordia GR-63-CORE MIPS RM7965 RM7900 RM79xx

    RM7965

    Abstract: RM7900 MIPS64 RM5261A RM7065A RM7065C 256-TBGA SCD79 RM79xx RM79xx manual
    Text: Standard Products MIP 7965 64-Bit Superscaler Microprocessor October 9, 2009 www.aeroflex.com/Avionics FEATURES ❑ Upscreened PMC-Sierra RM7965 ❑ Military and Industrial Grades Available ❑ CPU core with MIPS64 compatible Instruction Set Architecture that features:


    Original
    PDF 64-Bit RM7965 MIPS64TM 16-KB, 256-KB, 64-entry SCD7965 RM7965 RM7900 MIPS64 RM5261A RM7065A RM7065C 256-TBGA SCD79 RM79xx RM79xx manual

    MIPS64

    Abstract: "network interface cards"
    Text: RM9120 Preliminary FEATURES AM RM9120 Integrated Microprocessor NETWORKING INTERFACES • A CPU core compatible with the MIPS64 Instruction Set Architecture. • High-speed integrated DDR SDRAM, SysAD, Local Bus, HyperTransport, and Ethernet MAC interfaces. Option


    Original
    PDF RM9120 RM9120 MIPS64TM 672-pin PMC-2031705 MIPS64 "network interface cards"

    RM7965

    Abstract: RM79xx Family User Manual RM7900 RM7065C MIPS64 RM5261A RM7065A MIP7965 MIPS RM7965
    Text: Standard Products MIP 7965 64-Bit Superscaler Microprocessor Preliminary November 16, 2005 FEATURES ❑ Upscreened PMC-Sierra RM7965 ❑ Military and Industrial Grades Available ❑ CPU core with MIPS64 compatible Instruction Set Architecture that features:


    Original
    PDF 64-Bit RM7965 MIPS64TM 16-KB, 256-KB, 64-entry SCD7965 RM7965 RM79xx Family User Manual RM7900 RM7065C MIPS64 RM5261A RM7065A MIP7965 MIPS RM7965

    Untitled

    Abstract: No abstract text available
    Text: RM9120 Preliminary FEATURES AM RM9120 Integrated Microprocessor NETWORKING INTERFACES • A CPU core compatible with the MIPS64 Instruction Set Architecture. • High-speed integrated DDR SDRAM, SysAD, Local Bus, HyperTransport, and Ethernet MAC interfaces. Option


    Original
    PDF RM9120 RM9120 MIPS64â 672-pin PMC-2031705

    RM7900

    Abstract: No abstract text available
    Text: Standard Products MIP 7965 64-Bit Superscaler Microprocessor October 01, 2010 www.aeroflex.com/Avionics FEATURES ❑ Upscreened PMC-Sierra RM7965 ❑ Military and Industrial Grades Available ❑ CPU core with MIPS64 compatible Instruction Set Architecture that features:


    Original
    PDF 64-Bit RM7965 MIPS64â 16-KB, 256-KB, 64-entry SCD7965 RM7900

    MIP7965

    Abstract: MIP7965-750B1R cpu aeroflex mip 291 MIP7965-750B1 CQFP 208 datasheet MIPS64 RM5261A RM7065A RM7065C
    Text: Standard Products MIP 7965 64-Bit Superscaler Microprocessor October 01, 2010 www.aeroflex.com/Avionics FEATURES ❑ Upscreened PMC-Sierra RM7965 ❑ Military and Industrial Grades Available ❑ CPU core with MIPS64 compatible Instruction Set Architecture that features:


    Original
    PDF 64-Bit RM7965 MIPS64TM 16-KB, 256-KB, 64-entry SCD7965 MIP7965 MIP7965-750B1R cpu aeroflex mip 291 MIP7965-750B1 CQFP 208 datasheet MIPS64 RM5261A RM7065A RM7065C

    footprint cqfp 132

    Abstract: RM7900 SYSad32
    Text: Standard Products MIP 7965 64-Bit Superscaler Microprocessor March 11, 2010 www.aeroflex.com/Avionics FEATURES ❑ Upscreened PMC-Sierra RM7965 ❑ Military and Industrial Grades Available ❑ CPU core with MIPS64 compatible Instruction Set Architecture that features:


    Original
    PDF 64-Bit RM7965 MIPS64TM 16-KB, 256-KB, 64-entry SCD7965 footprint cqfp 132 RM7900 SYSad32

    RM9122

    Abstract: MIPS64
    Text: RM9122 Preliminary FEATURES AM RM9122 Integrated Microprocessor NETWORKING INTERFACES • A CPU core compatible with the MIPS64 Instruction Set Architecture. • High-speed integrated DDR SDRAM, Local Bus, PCI, and Ethernet MAC interfaces. Option to bypass the


    Original
    PDF RM9122 RM9122 MIPS64TM 672-pin PMC-2031706 MIPS64

    MIPS64 20Kc

    Abstract: MIPS Technologies MIPS64 TSMC 0.18um IEEE754 MIPS32 R20K prefetch "data history table"
    Text: MIPS64 20Kc Processor Core Breakthrough 64-bit Performance for Revolutionary SOC Designs The drop-in MIPS64 20Kc™ processor core delivers unprecedented integer, floating-point, and 3D graphics performance for designers of advanced Systems-on-Chip SOC . Designers can now access an easy-to-integrate,


    Original
    PDF MIPS64 64-bit 20KcTM R20KTM MIPS32, MIPS64, 0600/2K/Rev0 MIPS64 20Kc MIPS Technologies TSMC 0.18um IEEE754 MIPS32 R20K prefetch "data history table"

    IFA-13

    Abstract: 8 bit modified booth multipliers b10010 MIPS Technologies mips V cache R5000 mips MIPS32 MIPS64 R5000 MIPS Translation Lookaside Buffer TLB R3000
    Text: MIPS64 5Kc™ Processor Core Datasheet November 19, 2001 The MIPS64™ 5Kc™ processor core from MIPS Technologies is a synthesizable, highly-integrated 64-bit MIPS RISC microprocessor core designed for high-performance, low-power, low-cost embedded applications. To semiconductor


    Original
    PDF MIPS64TM 64-bit R5000 MIPS16TM, MIPS16eTM MIPS32TM, MIPS64TM, IFA-13 8 bit modified booth multipliers b10010 MIPS Technologies mips V cache R5000 mips MIPS32 MIPS64 MIPS Translation Lookaside Buffer TLB R3000

    MIPS64

    Abstract: MIPS32 application MIPS32 cache architecture for MIPS 1
    Text: 333 MHz MIPS64 5Kf™ 64-bit Processor Core OVERVIEW FEATURES LSI Logic offers the MIPS64 5Kf processor core synthesized onto our Gflx 0.11 micron drawn high performance process technology, supporting clock frequencies of up to 333MHz. ™ • 333 MHz performance on LSI


    Original
    PDF MIPS64TM 64-bit MIPS64 333MHz. 64-bit 64-bit, MIPS32 application MIPS32 cache architecture for MIPS 1

    SR71010A

    Abstract: L2 cache L3 cache MIPS64 ieee intelligent image processing line-locked SR7101 SR71010 MIPS64 instruction set
    Text: SR71010A TM MIPS64 SUPERSCALAR MICROPROCESSOR ENGINES FOR THE DIGITAL AGE TM TM The SR71010A is a true 2-way superscalar MIPS64 PC gen iTLB BHT buffer i-cache decode BRU register file FP reg file dispatch dispatch ALUx ALUy LD/ST MOV LOAD SysAD & L3 Interface


    Original
    PDF SR71010A MIPS64 SR71010A MIPS64 600MHz, MIPS64TM L2 cache L3 cache ieee intelligent image processing line-locked SR7101 SR71010 MIPS64 instruction set

    BCM1250

    Abstract: BCM91250A MIPS64 BCM5238 BCM5615 BCM5840 BCM91250E BCM912 50Gbps
    Text: BCM1250 HIGH-PERFORMANCE, INTEGRATED 64-BIT MULTIPROCESSOR SUMMARY OF BENEFITS FEATURES • Two scalable 64-bit MIPS CPUs • 600 MHz–800 MHz • Quad-issue in order pipeline; dual execute, dual memory pipes • Enhanced skew pipeline enables zero load-to-use penalty


    Original
    PDF BCM1250 64-BIT 32-KB 1250-PB11-R BCM1250 BCM91250A MIPS64 BCM5238 BCM5615 BCM5840 BCM91250E BCM912 50Gbps

    sgmii fpga

    Abstract: No abstract text available
    Text: BCM1250 HIGH-PERFORMANCE, INTEGRATED 64-BIT MULTIPROCESSOR SUMMARY OF BENEFITS FEATURES • Two scalable 64-bit MIPS CPUs • 600 MHz–1 GHz • Quad-issue in order pipeline; dual execute, dual memory pipes • Enhanced skew pipeline enables zero load-to-use penalty


    Original
    PDF BCM1250 64-BIT 32-KB 1250-PB10-R sgmii fpga

    BCM1250

    Abstract: BCM1255 BCM1280 BCM1455 BCM1480 BCM5690 BCM5823 MIPS64 higig protocol overview memory bandwidth
    Text: BCM1455 QUAD-CORE 64-BIT MIPS® PROCESSOR NEW! FEATURES SUMMARY OF BENEFITS 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • •Four Quad-issue in-order pipeline with dual-execute and dual- • • • • • • • performance • Industry-leading


    Original
    PDF BCM1455 64-BIT 32-KB 1455-PB01-R BCM1250 BCM1255 BCM1280 BCM1455 BCM1480 BCM5690 BCM5823 MIPS64 higig protocol overview memory bandwidth

    DSLAM ALU

    Abstract: BCM112X BCM1125H BCM1125 BCM1250 BCM5421 MIPS64 bcm58xx
    Text: BCM112X PRODUCT BCM112X Brief HIGH-PERFORMANCE B C M 1 1 2 X F E AT U R E S processors in 112x product line: • Two • BCM1125H: 600 MHz – 1 GHz • BCM1125: 400 MHz – 800 MHz CPU • MIPS64 • Quad-issue in order pipeline; dual execute, dual memory pipes


    Original
    PDF BCM112X BCM1125H: BCM1125: MIPS64TM 32-KB 256KB, 112X-PB03-R-4 DSLAM ALU BCM112X BCM1125H BCM1125 BCM1250 BCM5421 MIPS64 bcm58xx

    Untitled

    Abstract: No abstract text available
    Text: BCM1455 QUAD-CORE 64-BIT MIPS® PROCESSOR FEATURES SUMMARY OF BENEFITS 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • •Four Quad-issue in-order pipeline with dual-execute and dual- • • • • • • • performance • Industry-leading


    Original
    PDF BCM1455 64-BIT 32-KB 1455-PB02-R

    bcm1125h

    Abstract: DDR PHY ASIC BCM5461 TSMC Flash BCM1122 BCM1250 MIPS64
    Text: BCM1122 HIGH-PERFORMANCE MIPS CONTROL PROCESSOR SUMMARY OF BENEFITS FEATURES • 400 MHz MIPS64 CPU • Industry-leading performance • 2.2 Dhrystone MIPS/MHz • 51-Gbps on-chip bus bandwidth, 13-Gbps memory bandwidth • Low power dissipation at 4W


    Original
    PDF BCM1122 MIPS64TM 51-Gbps 13-Gbps 32-KB 128KB, 1122-PB00-R bcm1125h DDR PHY ASIC BCM5461 TSMC Flash BCM1122 BCM1250 MIPS64

    BCM1122

    Abstract: MIPS64 DDR PHY ASIC BCM1125H BCM1250 BCM5461 bcm546 DSLAM ALU
    Text: BCM1122 HIGH-PERFORMANCE MIPS CONTROL PROCESSOR SUMMARY OF BENEFITS FEATURES • 400-MHz MIPS64 CPU • Industry-leading performance • 2.2 Dhrystone MIPS/MHz • 51-Gbps on-chip bus bandwidth, 13-Gbps memory bandwidth • Low power dissipation at 4W


    Original
    PDF BCM1122 400-MHz MIPS64TM 51-Gbps 13-Gbps 32-KB 1122-PB01-R BCM1122 MIPS64 DDR PHY ASIC BCM1125H BCM1250 BCM5461 bcm546 DSLAM ALU

    DSLAM ALU

    Abstract: 1125H BCM5691 BCM1125H BCM5461S BCM1250 BCM5461 MIPS64 BCM1125
    Text: BCM1125H BCM1125H HIGH-PERFORMANCE MIPS PROCESSOR SUMMARY OF BENEFITS FEATURES • • • • • • Highly integrated single core processor running at 400 MHz - 800 MHz SB-1 MIPS64 CPU • Quad-issue in order pipeline; dual execute, dual memory pipes


    Original
    PDF BCM1125H BCM1125H MIPS64TM 32-KB 256KB, 64-bit 1125H-PB01-R DSLAM ALU 1125H BCM5691 BCM5461S BCM1250 BCM5461 MIPS64 BCM1125