free mic transmiter diagram
Abstract: UCB1200 16x16 LED Matrix 16x16 LED Matrix multi PR31700 MIPS PR31700 0XFF00 PR31500 R3000 mip 836 real time clock
Text: INTEGRATED CIRCUITS MIPS PR31700 32-bit RISC microprocessor MIPS PR31700 32-bit RISC microprocessor User Manual Version 0.3 Preliminary specification Philips Semiconductors 1998 Sep 30 Philips Semiconductors Preliminary Contents PR31700 V0.3 Chapter 1 Overview.
|
Original
|
PR31700
32-bit
PR31700
485003/CR2/244pp
free mic transmiter diagram
UCB1200
16x16 LED Matrix
16x16 LED Matrix multi
MIPS PR31700
0XFF00
PR31500
R3000
mip 836 real time clock
|
PDF
|
toshiba R3900 microprocessor
Abstract: i2c 4mb D-RAM microcontroller R3900 microcontroller STC Toshiba R3900 toshiba R3900 microcontroller TC81220F microcontroller R3900 datasheet mips r3000 pin diagram simple diagram for electronic clock
Text: TOSHIBA TC81220F MPEG2 Video Audio Decoder, Transport Stream Processor RISC 32-bit MIPS System CPU Overview TC81220F combines Toshiba’s MPEG1/2 audio and MPEG2 video decoder, Transport Stream TS processor, and a high performance 32-bit RISC MIPS compatible R3900 CPU into
|
Original
|
TC81220F
32-bit
TC81220F
R3900
SP31831197
toshiba R3900 microprocessor
i2c 4mb D-RAM
microcontroller R3900
microcontroller STC
Toshiba R3900
toshiba R3900 microcontroller
microcontroller R3900 datasheet
mips r3000 pin diagram
simple diagram for electronic clock
|
PDF
|
PC860
Abstract: atmel utopia II tbga480 A187 PC8260 pc860 powerQuicc 11 UTM RESISTOR atmel utopia 11
Text: Features • PC603e Microprocessor Embedded PowerPC™ Core at 100 - 200 MHz • • • • • • • – 140 MIPS at 100 MHz (Dhrystone 2.1) – 280 MIPS at 200 MHz (Dhrystone 2.1) – High-performance, Superscalar Microprocessor – Disable CPU Mode
|
Original
|
PC603eTM
16-Kbyte
PC603e
08/01/0M
PC860
atmel utopia II
tbga480
A187
PC8260
pc860 powerQuicc 11
UTM RESISTOR
atmel utopia 11
|
PDF
|
PC8260
Abstract: PC860 PSDA
Text: Features • PC603e Microprocessor Embedded PowerPC™ Core at 100 - 200 MHz • • • • • • • – 140 MIPS at 100 MHz (Dhrystone 2.1) – 280 MIPS at 200 MHz (Dhrystone 2.1) – High-performance, Superscalar Microprocessor – Disable CPU Mode
|
Original
|
PC603eTM
16-Kbyte
2131B
PC8260
PC860
PSDA
|
PDF
|
mips 74KC
Abstract: MIPS32 74Kc 74KC mips32 24k MD00502 MIPS 24KC l2 cache controller mips ocp mips 34kf MIPS Translation Lookaside Buffer TLB R3000 mips32 1004k
Text: MIPS Verified MIPS32 74Kc Processor Core Datasheet ™ June 03, 2011 The MIPS32® 74Kc™ core from MIPS Technologies is a high-performance, low-power, 32-bit RISC Superscalar core designed for custom system-on-chip SoC applications. The core is designed for semiconductor manufacturing
|
Original
|
MIPS32®
74KcTM
32-bit
MIPS32
MD00496
mips 74KC
MIPS32 74Kc
74KC
mips32 24k
MD00502
MIPS 24KC
l2 cache controller mips ocp
mips 34kf
MIPS Translation Lookaside Buffer TLB R3000
mips32 1004k
|
PDF
|
DSP56602
Abstract: No abstract text available
Text: CELLULAR SUBSCRIBER MPU/MCU Flash Vocoder + Modem ESSI Codec ESSI HI08 A/D/A RF DSP56602 Motorola DSP Solution DEVICE DSP56602 TYPE VOLTAGE MIPS max mA/MIPS (min) PACKAGE PINS TECH. 16-bit fx.pt 3.3V/2.7V 60 0.85 TQFP 144 0.5 Micron HOST DEBUG 1 OnCE/JTAG
|
Original
|
DSP56602
16-bit
5Kx24
8Kx16
24Kx24
12Kx16
DSP56602EVM
DSP56602
|
PDF
|
MIPS 24KC
Abstract: 24KEc l2 cache controller mips ocp mips32 24k MIPS M14K 74Kf mips 34kf mips 74KC MIPS 1074K mips32 1004k
Text: MIPS Verified MIPS32 74Kf Processor Core Datasheet ™ June 03, 2011 The MIPS32® 74Kf™ core from MIPS Technologies is a high-performance, low-power, 32-bit RISC Superscalar core designed for custom system-on-chip SoC applications. The core is designed for semiconductor manufacturing
|
Original
|
MIPS32®
74KfTM
32-bit
MIPS32
MD00497
MIPS 24KC
24KEc
l2 cache controller mips ocp
mips32 24k
MIPS M14K
74Kf
mips 34kf
mips 74KC
MIPS 1074K
mips32 1004k
|
PDF
|
MIPS 24KC
Abstract: 74KTM MIPS 1074K mips32 24k mips 74KC 1074K 24KEc MIPS32 74Kc 1074KTM MIPS16E
Text: MIPS Verified MIPS32 1074K Coherent Processing System Datasheet ™ June 03, 2011 The MIPS32® 1074K™ Coherent Processing System CPS from MIPS Technologies is a high-performance coherent multiprocessor cluster of one to six MIPS32® 1074K™ CPUs and an optional coherent I/O port. The 1074K CPU
|
Original
|
MIPS32®
1074KTM
1074K
74KTM
MIPS 24KC
MIPS 1074K
mips32 24k
mips 74KC
24KEc
MIPS32 74Kc
MIPS16E
|
PDF
|
CSP1009
Abstract: 1600-HDS 310F4
Text: Advance Data Sheet July 1999 B900 Baseband Signal Processor 1 Features 2 Description • For 5 V operation: — 12.5 ns instruction cycle time 80 MIPS (See Table 89 on page 71.) ■ For 3.3 V operation: — 16.7 ns instruction cycle time (60 MIPS) (See Table 89 on page 71.)
|
Original
|
16-bit,
DSP1600
DS99-237DCON
DS98-319DCON)
CSP1009
1600-HDS
310F4
|
PDF
|
1741 OPamp
Abstract: t152 act dsp1653 mip 0244 lucent 451
Text: Preliminary Data Sheet January 1998 FlashDSP 1650 Digital Signal Processor 1 Features • For 5 V operation: — 25 ns instruction cycle time 40 MIPS ■ For 3.3 V operation: — 30 ns instruction cycle time (33 MIPS) ■ Power-saving features: — Low-power 0.6 µm CMOS technology; fully
|
Original
|
16-bit
36-bit
DS98-005DCON
DS96-380DCON)
1741 OPamp
t152 act
dsp1653
mip 0244
lucent 451
|
PDF
|
RTL28
Abstract: arm cortex a9 mpcore CMOS-9HD CB90L VHDL code for ADC and DAC SPI with FPGA 24KEc cortex a9 qfp ARM1136J Ethernet-MAC ic renesas ARM926EJ-STM
Text: ASIC Technology Handbook www.renesas.eu ARM, ARM7TDMI-S, ARM926EJ-S, ARM946E-S, ARM966E-S, ARM11 and ARM Cortex are trademarks of ARM Ltd. 4KEc, 24KEm, 24KEc, 24KEf and 74Kf are trademarks of MIPS Technolgies. All other product, brand, or trade names used in this
|
Original
|
ARM926EJ-S,
ARM946E-S,
ARM966E-S,
ARM11
24KEm,
24KEc,
24KEf
R05CS0001ED0101
RTL28
arm cortex a9 mpcore
CMOS-9HD
CB90L
VHDL code for ADC and DAC SPI with FPGA
24KEc
cortex a9 qfp
ARM1136J
Ethernet-MAC ic
renesas ARM926EJ-STM
|
PDF
|
DSP56800E
Abstract: DSP56855
Text: DSP56855/D Rev. 2.0, 3/2003 DSP56855 Preliminary Technical Data DSP56855 16-bit Digital Signal Processor • 120 MIPS at 120MHz • Two 2 Serial Communication Interfaces (SCI) • 24K x 16-bit Program SRAM • General Purpose 16-bit Quad Timer with 1 external
|
Original
|
DSP56855/D
DSP56855
DSP56855
16-bit
120MHz
DSP56800E
|
PDF
|
DSP56858
Abstract: DSP56800E
Text: Freescale Semiconductor, Inc. DSP56858/D Rev. 4.0, 2/2004 DSP56858 Preliminary Technical Data • 120 MIPS at 120MHz • Two 2 Serial Communication Interfaces (SCI) • 40K x 16-bit Program SRAM • Serial Port Interface (SPI) • 24K x 16-bit Data SRAM
|
Original
|
DSP56858/D
DSP56858
DSP56858
16-bit
DSP56800E
|
PDF
|
R5F61725FPV
Abstract: R5F61725 H8SX 1725 H8SX/1725 R5F61725FP r5f6172 H8SX1725 airbag control unit* H8SX/1725F S1725S h8sx
Text: PRESS CONTACT: Akiko Ishiyama Renesas Technology America, Inc. 408 382-7407 akiko.ishiyama@renesas.com Renesas Technology Boosts Throughput of Microcontrollers in H8SX 32-Bit CISC Family, Offering Enhanced Devices that Deliver 89 MIPS of Processing Performance
|
Original
|
32-Bit
80MHz
H8SX/1700
80MHz.
256Kbytes
16Kbytes
15-year
24Kbytes
R5F61725FPV
R5F61725
H8SX 1725
H8SX/1725
R5F61725FP
r5f6172
H8SX1725
airbag control unit* H8SX/1725F
S1725S
h8sx
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: DSP56855/D Rev. 4.0, 2/2004 DSP56855 Preliminary Technical Data DSP56855 16-bit Digital Signal Processor • 120 MIPS at 120MHz • Two 2 Serial Communication Interfaces (SCI) • 24K x 16-bit Program SRAM • General Purpose 16-bit Quad Timer with 1 external
|
Original
|
DSP56855/D
DSP56855
DSP56855
16-bit
120MHz
DSP56855/D
|
PDF
|
DSP56800E
Abstract: DSP56855
Text: DSP56855/D Rev. 1.0, 1/2002 DSP56855 Preliminary Technical Data DSP56855 16-bit Digital Signal Processor • 120 MIPS at 120MHz • Two 2 Serial Communication Interfaces (SCI) • 24K x 16-bit Program SRAM • General Purpose 16-bit Quad Timer with 1 external
|
Original
|
DSP56855/D
DSP56855
DSP56855
16-bit
120MHz
DSP56800E
|
PDF
|
DSP56858
Abstract: DSP56800E
Text: DSP56858/D Rev. 2.0, 3/2003 DSP56858 Preliminary Technical Data DSP56858 16-bit Digital Signal Processor • 120 MIPS at 120MHz • Two 2 Serial Communication Interfaces (SCI) • 40K x 16-bit Program SRAM • Serial Port Interface (SPI) • 24K x 16-bit Data SRAM
|
Original
|
DSP56858/D
DSP56858
DSP56858
16-bit
120MHz
DSP56800E
|
PDF
|
BF318
Abstract: DSP56858
Text: DSP56858/D Rev. 4.0, 2/2004 DSP56858 Preliminary Technical Data DSP56858 16-bit Digital Signal Processor • 120 MIPS at 120MHz • Two 2 Serial Communication Interfaces (SCI) • 40K x 16-bit Program SRAM • Serial Port Interface (SPI) • 24K x 16-bit Data SRAM
|
Original
|
DSP56858/D
DSP56858
DSP56858
16-bit
120MHz
DSP56858/D
BF318
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary Data Sheet July 1995 m A T& T Microelectronics DSP1605 Digital Signal Processor 1 Features 2 Description • For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation: — 31.25 ns instruction cycle time (32 MIPS)
|
OCR Scan
|
DSP1605
16-bit
36-bit
005002b
001bb5b
|
PDF
|
lt228
Abstract: b433 resonator CD 4017 PIN DIAGRAM SDL 4007 TT 2146 4043-C DB3C 828 F3L3 AB14C wy 413
Text: Preliminary Data Sheet i uy ü AT&T Microelectronics DSP1604/06 Digital Signal Processor •I 1 Features 2 Description ■ For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation: — 31.25 ns instruction cycle time (32 MIPS)
|
OCR Scan
|
DSP1604/06
DSP1606,
DSP1604
16-bit
36-bit
005002b
001bS34
lt228
b433 resonator
CD 4017 PIN DIAGRAM
SDL 4007
TT 2146
4043-C
DB3C 828
F3L3
AB14C
wy 413
|
PDF
|
intel 4040
Abstract: DSP1605 5-4001 DB3C intel 4008 te 4017 tl 4013 540T2 motorola XT 1606 RM RSTB14
Text: Preliminary Data Sheet July 1995 £ 3 A TgT Microelectronics DSP1605 Digital Signal Processor • 1 Features 2 Description ■ For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation:
|
OCR Scan
|
16-bit
36-bit
intel 4040
DSP1605
5-4001
DB3C
intel 4008
te 4017
tl 4013
540T2
motorola XT 1606 RM
RSTB14
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ^ AT&T Preliminary Data Sheet July 1995 Microelectronics DSP1604/06 Digital Signal Processor 1 Features 2 Description • For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) The DSP1604/06 is a 16-bit fixed-point digital signal
|
OCR Scan
|
DSP1604/06
DSP1604/06
16-bit
DSP1600
DSP160X
005002b
001bS34
|
PDF
|
IMS T414
Abstract: inmos transputer T425 inmos T414 IMST425 T414 inmos transputer reference manual IMS T800 MARK RF01 T425 T800
Text: / / ,' ï ! I NMOS CORP IDE D I 4 ö 0 2 töfl OOOaSTl 3 I IM S T 425 transputer nnm os Advance Data FEATURES 30 MIPS peak 15 MIPS sustained performance 32 bit architecture IMS T800 & IMS T414-20 hardware/pin compatible 4 Kbytes on chip RAM for 120 Mbytes/sec data rate
|
OCR Scan
|
T414-20
T425-G17S
T425-G20S
T425-G25S
T425-G30S
T425-J17S
T425-J20S
T425-G17M
T425-G20M
IMS T414
inmos transputer T425
inmos T414
IMST425
T414
inmos transputer reference manual
IMS T800
MARK RF01
T425
T800
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary Data Sheet January 1998 m i c r o e l e c t r o n i c s group Lucent Technologies Bell Labs Innovations FlashDSP 1650 Digital Signal Processor 1 Features For 5 V operation: — 25 ns instruction cycle time 40 MIPS For 3.3 V operation: — 30 ns instruction cycle time (33 MIPS)
|
OCR Scan
|
16-bit
36-bit
DSP1651
DSP1652/53
|
PDF
|
