Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MBA 3RD SAM Search Results

    MBA 3RD SAM Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    TCA5013ZAHR Texas Instruments Smart card interface IC for 1 user card + 3 SAMs 48-NFBGA -40 to 85 Visit Texas Instruments Buy

    MBA 3RD SAM Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    MBB 0207 beyschlag

    Abstract: MBB0207
    Text: Introduction to BEYSCHLAG Product Overview Flat Chip Resistor Products MELF Resistor Products Leaded Resistor Products Resistor Arrays and Networks Engineering Sample Kits Appendices and Glossary BEYSCHLAG Catalogue 1999 Distribution Network 154 Protective Lacquer


    Original     		PDF

    MBB 0207 beyschlag

    Abstract: Beyschlag MBB MBB resistor MBE marking code
    Text: Introduction to BEYSCHLAG Product Overview Flat Chip Resistor Products MELF Resistor Products Leaded Resistor Products Resistor Arrays and Networks Engineering Sample Kits Appendices and Glossary BEYSCHLAG Catalogue 1999 Distribution Network 142 Protective Lacquer


    Original     		PDF

    CY7C43626

    Abstract: CY7C43636 CY7C43646 CY7C43666 CY7C43686 CY7C436X6
    Text: CY7C43636 CY7C43666256/512/1K/4K/16K x36/x18x2 Tri Bus FIFO 1 CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO • Parallel and Serial Programmable Almost Full and


    Original     		PDF CY7C43636 CY7C43666256/512/1K/4K/16K x36/x18x2 CY7C43646 CY7C43666 CY7C43686 1K/4K/16K 128-pin x36/x18x2 CY7C43626 CY7C43646 CY7C43666 CY7C43686 CY7C436X6

    csb mbb

    Abstract: c017
    Text: CY7C43646V CY7C43666V/CY7C43686V PRELIMINARY 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • • For FWFT Mode, Please See Errata Attached to the End of This Data Sheet. • • • 3.3V high-speed, low-power, first-in first-out FIFO memories w/ three independent ports (one bidirectional


    Original     		PDF CY7C43646V CY7C43666V/CY7C43686V 1K/4K/16K x36/x18x2 x36/x18x2 CY7C43646V) CY7C43666V) CY7C43686V) csb mbb c017

    Untitled

    Abstract: No abstract text available
    Text: CY7C43646V CY7C43666V/CY7C43686V PRELIMINARY 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • • For FWFT Mode, Please See Errata Attached to the End of This Data Sheet. • • • 3.3V high-speed, low-power, first-in first-out FIFO memories w/ three independent ports (one bidirectional


    Original     		PDF CY7C43646V CY7C43666V/CY7C43686V 1K/4K/16K x36/x18x2 x36/x18x2 CY7C43646V) CY7C43666V) CY7C43686V)

    IDT72V3626

    Abstract: IDT72V3636 IDT72V3646
    Text: 3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 FEATURES: PRELIMINARY IDT72V3626 IDT72V3636 IDT72V3646 • Serial or parallel programming of partial flags • Big- or Little-Endian format for word and byte bus sizes


    Original     		PDF IDT72V3626 IDT72V3636 IDT72V3646 128-pin 72V3626 72V3636 72V3646 com/docs/PSC4045 IDT72V3626 IDT72V3636 IDT72V3646

    CY7C43646V

    Abstract: CY7C43666V CY7C43686V CY7C436X6V
    Text: V CY7C43646V CY7C43666V/CY7C43686V PRELIMINARY 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO • Parallel and Serial Programmable Almost-Full and Almost-Empty flags


    Original     		PDF CY7C43646V CY7C43666V/CY7C43686V 1K/4K/16K x36/x18x2 128-pin IDT723626/36/46 x36/x18x2 CY7CY7C43666V/CY7C43686V x36/18x2 CY7C43646V-15AC CY7C43646V CY7C43666V CY7C43686V CY7C436X6V

    c917

    Abstract: No abstract text available
    Text: CY7C43686AV3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO CY7C43646AV CY7C43666AV CY7C43686AV PRELIMINARY 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO — ICC= 60 mA 1CY7C43686AV — ISB= 10 mA • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO


    Original     		PDF CY7C43686AV3 1K/4K/16K x36/x18x2 CY7C43646AV CY7C43666AV CY7C43686AV 1CY7C43686AV 128-pin c917

    b917

    Abstract: CY7C43646AV CY7C43666AV CY7C43686AV CY7C436X6AV
    Text: V CY7C43646AV PRELIMINARY CY7C43666AV/CY7C43686AV 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO • Parallel and Serial Programmable Almost Full and


    Original     		PDF CY7C43646AV CY7C43666AV/CY7C43686AV 1K/4K/16K x36/x18x2 128-pin IDT723626/36/46 x36/x18x2 b917 CY7C43646AV CY7C43666AV CY7C43686AV CY7C436X6AV

    Untitled

    Abstract: No abstract text available
    Text: V CY7C43646AV CY7C43666AV CY7C43686AV PRELIMINARY 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO • Parallel and Serial Programmable Almost Full and


    Original     		PDF CY7C43646AV CY7C43666AV CY7C43686AV 1K/4K/16K x36/x18x2 x36/x18x2 CY7C43646AV) CY7C43666AV)

    CY7C43636

    Abstract: CY7C43646 CY7C43666 CY7C43686 CY7C436X6 CY7C43626
    Text: CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 Tri Bus FIFO • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO • Parallel and Serial Programmable Almost Full and Almost Empty flags • Retransmit function


    Original     		PDF CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 128-pin x36/x18x2 CY7C43646) CY7C43666) CY7C43636 CY7C43646 CY7C43666 CY7C43686 CY7C436X6 CY7C43626

    IDT723626

    Abstract: IDT723636 IDT723646
    Text: CMOS Triple Bus SyncFIFOTM With Bus-Matching 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2 FEATURES: IDT723626 IDT723636 IDT723646 • Big- or Little-Endian format for word and byte bus sizes • Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings


    Original     		PDF IDT723626 IDT723636 IDT723646 128-pin IDT723626 IDT723636 PK128-1) IDT723646

    IDT723626

    Abstract: IDT723636 IDT723646
    Text: CMOS Triple Bus SyncFIFOTM With Bus-Matching 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2 FEATURES: PRELIMINARY IDT723626 IDT723636 IDT723646 ♦ ♦ Big- or Little-Endian format for word and byte bus sizes Master Reset clears data and configures FIFO, Partial Reset


    Original     		PDF IDT723626 IDT723636 IDT723646 128-pin IDT72 com/docs/PSC4045 IDT723626 IDT723636 IDT723646

    IDT723626

    Abstract: IDT723636 IDT723646
    Text: CMOS Triple Bus SyncFIFO With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 Integrated Device Technology, Inc. PRELIMINARY IDT723626 IDT723636 IDT723646 NOTE: There are two errata notices at the end of this data sheet. The corrections have already been incorporated


    Original     		PDF IDT723626 IDT723636 IDT723646 18-bit 18-bits IDT723626 IDT723636 IDT723646

    Untitled

    Abstract: No abstract text available
    Text: CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 1,024 x 36 x 2 FEATURES: • • • • • • • • • Memory storage capacity: IDT723626 – 256 x 36 x 2 IDT723636 – 512 x 36 x 2 IDT723646 – 1,024 x 36 x 2 Clock frequencies up to 83 MHz 8ns access time


    Original     		PDF IDT723626 IDT723636 IDT723646 IDT723626 IDT723636 36-bit 18-bit 18-bit com/docs/PSC4045

    IDT723626

    Abstract: IDT723636 IDT723646
    Text: CMOS Triple Bus SyncFIFO With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1024 x 36 x 2 Integrated Device Technology, Inc. PRELIMINARY IDT723626 IDT723636 IDT723646 FEATURES: • Memory storage capacity: IDT723626–256 x 36 x 2 IDT723636–512 x 36 x 2 IDT723646–1024 x 36 x 2


    Original     		PDF IDT723626 IDT723636 IDT723646 IDT723626 IDT723636 IDT723646 36-bit 18-bit IDT723626/723636/723646 PK128-1)

    transistor W1A 78

    Abstract: W1A 93 W1A 95 CY7C43626 CY7C43646 CY7C43666 CY7C43686 CY7C436X6 w1A 74 C817
    Text: CY7C43666 CY7C436461K/4K/16K x36/x18/x2 Tri Bus FIFO CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18/x2 Tri Bus FIFO Features • Fully asynchronous and simultaneous read and write operation permitted • High-speed, low-power, first-in first-out FIFO memories w/ three independent ports (one bidirectional x36,


    Original     		PDF CY7C43666 CY7C436461K/4K/16K x36/x18/x2 CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 CY7C43646) transistor W1A 78 W1A 93 W1A 95 CY7C43626 CY7C43646 CY7C43686 CY7C436X6 w1A 74 C817

    C917

    Abstract: CY7C43646 CY7C43646AV CY7C43646AV-7AC CY7C43666AV CY7C43686AV CY7C436X6AV C-917
    Text: 3686AV CY7C43646AV CY7C43666AV CY7C43686AV 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • Fully asynchronous and simultaneous Read and Write operation permitted • Mailbox bypass register for each FIFO • Parallel and serial programmable Almost Full and


    Original     		PDF 3686AV CY7C43646AV CY7C43666AV CY7C43686AV 1K/4K/16K x36/x18x2 128-pin CY7C43646AV) CY7C43666AV) CY7C43686AV) C917 CY7C43646 CY7C43646AV CY7C43646AV-7AC CY7C43666AV CY7C43686AV CY7C436X6AV C-917

    Untitled

    Abstract: No abstract text available
    Text: 3686AV CY7C43646AV CY7C43666AV CY7C43686AV 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • Fully asynchronous and simultaneous Read and Write operation permitted • Mailbox bypass register for each FIFO • Parallel and serial programmable Almost Full and


    Original     		PDF 3686AV CY7C43646AV CY7C43666AV CY7C43686AV 1K/4K/16K x36/x18x2 128-pin CY7C43646AV) CY7C43666AV)

    CY7C43626

    Abstract: CY7C43636 CY7C43646 CY7C43666 CY7C43686 CY7C436X6
    Text: CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO • Parallel and Serial Programmable Almost Full and Almost Empty flags


    Original     		PDF CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 128-pin x36/x18x2 CY7C43646) CY7C43666) CY7C43626 CY7C43636 CY7C43646 CY7C43666 CY7C43686 CY7C436X6

    CY7C43646AV

    Abstract: CY7C43666AV CY7C43686AV CY7C436X6AV
    Text: 3686AV CY7C43646AV CY7C43666AV CY7C43686AV 3.3V 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • Fully asynchronous and simultaneous Read and Write operation permitted • Mailbox bypass register for each FIFO • Parallel and serial programmable Almost Full and


    Original     		PDF 3686AV CY7C43646AV CY7C43666AV CY7C43686AV 1K/4K/16K x36/x18x2 128-pin CY7C43646AV) CY7C43666AV) CY7C43686AV) CY7C43646AV CY7C43666AV CY7C43686AV CY7C436X6AV

    Untitled

    Abstract: No abstract text available
    Text: CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 Tri Bus FIFO Features • Fully asynchronous and simultaneous read and write operation permitted • Mailbox bypass register for each FIFO • Parallel and Serial Programmable Almost Full and Almost Empty flags


    Original     		PDF CY7C43646 CY7C43666 CY7C43686 1K/4K/16K x36/x18x2 128-pin x36/x18x2 CY7C43646) CY7C43666)

    IDT723626

    Abstract: IDT723636 IDT723646
    Text: CMOS Triple Bus SyncFIFOTM With Bus-Matching 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2 FEATURES: PRELIMINARY IDT723626 IDT723636 IDT723646 ♦ ♦ Big- or Little-Endian format for word and byte bus sizes Master Reset clears data and configures FIFO, Partial Reset


    Original     		PDF IDT723626 IDT723636 IDT723646 128-pin IDT72 com/docs/PSC4045 IDT723626 IDT723636 IDT723646

    Untitled

    Abstract: No abstract text available
    Text: CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 1,024 x 36 x 2 • • • FEATURES: • • • • • • Memory storage capacity: IDT723626 – 256 x 36 x 2 IDT723636 – 512 x 36 x 2 IDT723646 – 1,024 x 36 x 2 Clock frequencies up to 83 MHz 8ns access time


    Original     		PDF IDT723626 IDT723636 IDT723646 36-bit 18-bit 18-bit drw32