Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MATLAB CODE REED SOLOMON Search Results

    MATLAB CODE REED SOLOMON Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DM7842J/883 Rochester Electronics LLC DM7842J/883 - BCD/Decimal Visit Rochester Electronics LLC Buy
    9310FM Rochester Electronics LLC 9310 - BCD Decade Counter (Mil Temp) Visit Rochester Electronics LLC Buy
    54LS48J/B Rochester Electronics LLC 54LS48 - BCD-to-Seven-Segment Decoders Visit Rochester Electronics LLC Buy
    TLC32044IFK Rochester Electronics LLC PCM Codec, 1-Func, CMOS, CQCC28, CC-28 Visit Rochester Electronics LLC Buy
    TLC32044IN Rochester Electronics LLC PCM Codec, 1-Func, CMOS, PDIP28, PLASTIC, DIP-28 Visit Rochester Electronics LLC Buy

    MATLAB CODE REED SOLOMON Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    RFX100

    Abstract: tektronix custom
    Text: Advanced RF/IF/IQ Waveform Software RFX100 RFXpress Data Sheet Radar Create Single or Multiple Pulse Groups to form a Coherent or Noncoherent Pulse Train Define Each Pulse Group Independently or Add Different Pulse Groups to Simulate Simultaneous Multiple Target Returns


    Original     		PDF RFX100 6W-20817-8 tektronix custom

    verilog code for 2-d discrete wavelet transform

    Abstract: XAPP921c simulink universal MOTOR in matlab turbo encoder model simulink matched filter simulink simulink model for kalman filter using vhdl umts simulink fpga based wireless jamming networks dvb-rcs chip XAPP569
    Text: XtremeDSP Solutions Selection Guide March 2008 INTRODUCTION Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35


    Original     		PDF

    vhdl code for DES algorithm

    Abstract: XAPP921c FLOATING POINT PROCESSOR TMSC6000 pulse compression radar fir filter matlab code LMS adaptive filter simulink model verilog code for lms adaptive equalizer for audio LMS simulink 3SD1800A XILINX vhdl code REED SOLOMON encoder decoder fir filter with lms algorithm in vhdl code
    Text: XtremeDSP Solutions Selection Guide June 2008 Introduction Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35


    Original     		PDF

    simulation for prbs generator in matlab

    Abstract: block diagram prbs generator in matlab vhdl code for pseudo random sequence generator in vhdl code for 16 prbs generator vhdl code for pseudo random sequence generator prbs pattern generator using vhdl pulse shaping FILTER implementation xilinx vhdl code for 7 bit pseudo random sequence generator fifo vhdl xilinx rAised cosine FILTER
    Text: MW_ATSC ATSC Modulator Core February 5th , 2008 Product Specification AllianceCORE Facts Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale Colleoni


    Original     		PDF

    turbo encoder model simulink

    Abstract: vhdl code for interleaver vhdl code for block interleaver design for block interleaver deinterleaver umts simulink matlab umts simulink block interleaver in modelsim timing interleaver turbo encoder circuit, VHDL code convolutional interleaver
    Text: Symbol Interleaver/ Deinterleaver MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Core Version: 1.3.0 Document Version: 1.3.0 rev. 1 Document Date: June 2002 Copyright Symbol Interleaver/Deinterleaver MegaCore Function User Guide


    Original     		PDF

    80C31 instruction set

    Abstract: XC2S200 pq208 xilinx fifo generator 6.2 application of 8259 microcontroller design BCD adder pal dvb-RCS modem hitachi pbx AX1610 MC68000 opcodes adder xilinx
    Text: Vendor Name IP Type Xilinx Xilinx Xilinx sysonchip Xilinx Xilinx Amphion Amphion Amphion Amphion Amphion Xilinx Xilinx NewLogic LogiCORE LogiCORE LogiCORE AllianceCORE LogiCORE LogiCORE AllianceCORE AllianceCORE AllianceCORE AllianceCORE AllianceCORE LogiCORE


    Original     		PDF 8b/10b DO-DI-ADPCM32) DO-DI-ADPCM64) CC-201) CC-200) CRC10 CC-130) CRC32 CC-131) 80C31 instruction set XC2S200 pq208 xilinx fifo generator 6.2 application of 8259 microcontroller design BCD adder pal dvb-RCS modem hitachi pbx AX1610 MC68000 opcodes adder xilinx

    digital FIR Filter verilog code

    Abstract: verilog code for interpolation filter FIR FILTER implementation in c language FIR Filter matlab verilog code for fir filter FIR filter matlaB design digital FIR Filter VHDL code verilog code for fixed point adder verilog code for linear interpolation filter 16 QAM modulation verilog code
    Text: FIR Compiler MegaCore Function User Guide September 1999 FIR Compiler MegaCore Function User Guide, September 1999 A-UG-FIRCOMPILER-01.10 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS, MAX+PLUS II,


    Original     		PDF -UG-FIRCOMPILER-01 digital FIR Filter verilog code verilog code for interpolation filter FIR FILTER implementation in c language FIR Filter matlab verilog code for fir filter FIR filter matlaB design digital FIR Filter VHDL code verilog code for fixed point adder verilog code for linear interpolation filter 16 QAM modulation verilog code

    digital FIR Filter verilog code

    Abstract: FIR filter matlaB design FIR filter matlaB simulink design verilog code for decimation filter verilog code for interpolation filter verilog code for linear interpolation filter digital FIR Filter VHDL code FIR Filter matlab VHDL code for polyphase decimation filter using D FIR Filter verilog code
    Text: FIR Compiler MegaCore Function February 2001 User Guide Version 2.1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-FIRCOMPILER-2.1 FIR Compiler MegaCore Function User Guide Altera, ACEX, APEX, APEX 20K, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, and Quartus are


    Original     		PDF

    saf7730

    Abstract: saf7730 audio wind energy simulink matlab turbo codes matlab simulation program Philips SAF7730 64 point FFT radix-4 VHDL documentation CW4512 DMC550 SP1403 saf77
    Text: THE LIST OF RESOURCES SUPPORTING DIGITALSIGNAL PROCESSING CONTINUES TO EXPAND. CHECK OUT THE LATEST ADDITIONS. By Robert Cravotta, Technical Editor www.edn.com Welcome to the 2004 edition of the EDN DSP directory. Despite some companies dropping out of the DSP market, whether due to


    Original     		PDF

    baseband processor simulink

    Abstract: sdr on fpga JTRS
    Text: THE USE OF HARDWARE ACCELERATION IN SDR WAVEFORMS David Lau Altera Corporation 101 Innovation Dr San Jose, CA 95134 408 544-8541 dlau@altera.com Jarrod Blackburn Altera Corporation 101 Innovation Dr San Jose, CA 95134 (408) 544-7878 jblackbu@altera.com ABSTRACT


    Original     		PDF

    real time simulink wireless

    Abstract: quadrature amplitude modulation a simulink model EP2C35F672C6 vhdl projects abstract and coding vhdl code to generate sine wave verilog code for twiddle factor ROM 1S25 AN364 AN442 EP2C35
    Text: DSP Builder User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    code fir filter in vhdl

    Abstract: digital FIR Filter verilog HDL code low pass fir Filter VHDL code verilog code for linear interpolation filter 16 QAM adaptive modulation matlab verilog code for distributed arithmetic verilog code for interpolation filter VHDL code for polyphase decimation filter fixed point fir filter on matlab verilog coding for fir filter
    Text: FIR Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    verilog code for parallel fir filter

    Abstract: 3 tap fir filter based on mac vhdl code FIR Filter matlab low pass fir Filter VHDL code vhdl code hamming VHDL code for FIR filter fir filter coding for gui in matlab 16 QAM modulation verilog code VHDL code for polyphase decimation filter using D QPSK Modulator VHDL COde
    Text: FIR Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    digital FIR Filter verilog code

    Abstract: digital FIR Filter VHDL code verilog code for decimation filter verilog code for fir filter FIR Filter matlab verilog code for interpolation filter low pass Filter VHDL code fir filter coding for gui in matlab FIR Filter verilog code FIR filter matlaB design
    Text: FIR Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    Cyclone II DE2 Board DSP Builder

    Abstract: verilog code for cordic algorithm for wireless la vhdl code for a updown counter verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless simulink matlab PFC 4-bit AHDL adder subtractor simulink model CORDIC to generate sine wave fpga vhdl code for cordic
    Text: DSP Builder Handbook Volume 2: DSP Builder Standard Blockset 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_STD-1.0 Document Version: Document Date: 1.0 June 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    verilog code for digital calculator

    Abstract: code of encoder and decoder in rs(255,239) fpga implementation using rs(255,239) 5 to 32 decoder 5 to 32 decoder circuit code of encoder and decoder in rs(255,239) in vhd vhdl code download REED SOLOMON AN320 EP3C10F256C6 Reed-Solomon encoder algorithm
    Text: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    0041 ENCODER

    Abstract: EP3C10F256 Altera Arria V FPGA
    Text: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    code of encoder and decoder in rs(255,239) in vhd

    Abstract: AN320 EP3C10F256C6
    Text: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    Marvell PHY 88E1111 Datasheet

    Abstract: 88E1145 88E1111 PHY registers map 88E1111 marvell ethernet switch sgmii verilog code for cordic algorithm using 8-fft SMPTE425M verilog code for CORDIC to generate sine wave scaler verilog code dc bfm
    Text: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: 8.1 Document Version: 8.1.3 Document Date: 1 February 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    Marvell PHY 88E1111 Datasheet

    Abstract: 88E1111 88E1111 PHY registers map 88E1145 Marvell 88E1111 Transceiver Marvell PHY 88E1111 stratix iii Datasheet vhdl code for ddr2 vhdl median filter programming 88E1111 vhdl code for FFT 32 point
    Text: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: Document Version: Document Date: 9.0 9.0.5 1 July 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    verilog code for 32 BIT ALU implementation

    Abstract: vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG Architecture of TMS320C4X FLOATING POINT PROCESSOR instruction set of TMS320C5x dsp processor Architecture of TMS320C54X addressing modes in adsp-21xx
    Text: EDN 2000 EDN’S ANNUAL DSP DIRECTORY HIGHLIGHTS THE ARCHITECTURES AVAILABLE FOR YOUR HOTTEST DESIGNS. HERE’S HELP IN SORTING THROUGH THE MYRIAD DSP DEVICES. YOU CAN ALSO ACCESS OUR FREQUENTLY UPDATED, FEATURE-TUNED DATABASE USING OUR SEARCH ENGINE TO FIND THE RIGHT DEVICE FOR YOUR DESIGN NEEDS.


    Original     		PDF X3J16/95-0029 NM6403 verilog code for 32 BIT ALU implementation vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG Architecture of TMS320C4X FLOATING POINT PROCESSOR instruction set of TMS320C5x dsp processor Architecture of TMS320C54X addressing modes in adsp-21xx

    5AGX

    Abstract: lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 vhdl code for dvb-t 2 fpga based 16 QAM Transmitter for wimax application with quartus altera de2 board sd card AL460A-7-PBF
    Text: Version 11.0 Altera Product Catalog Contents Glossary. 2 Stratix FPGA Series. 3 HardCopy® ASIC Series. 17 Arria® FPGA Series. 21


    Original     		PDF SG-PRDCT-11 5AGX lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 vhdl code for dvb-t 2 fpga based 16 QAM Transmitter for wimax application with quartus altera de2 board sd card AL460A-7-PBF

    MZ80 sensor

    Abstract: crt monitor circuit diagram intex 171 8086 microprocessor based project on weight AT89C51 opcode SL100 pin configuration interfacing Atmel 89C51 with ir sensors Block Diagram of 8279 micro processor generation of control signals in 89c51 micro keypad 4x6 matrix led interfacing with 89C51
    Text: R 1. Introduction 2. LogiCORE Products 3. AllianceCORE Products 4. LogiBLOX 5. Reference Designs Section Titles R Table of Contents Introduction Introduction Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1-2


    Original     		PDF XC4000-Series XC3000, XC4000, XC5000 xapp028 xapp028v xapp028o MZ80 sensor crt monitor circuit diagram intex 171 8086 microprocessor based project on weight AT89C51 opcode SL100 pin configuration interfacing Atmel 89C51 with ir sensors Block Diagram of 8279 micro processor generation of control signals in 89c51 micro keypad 4x6 matrix led interfacing with 89C51

    "Constant fraction discriminator"

    Abstract: cti pet Constant fraction discriminator SIEMENS BST vhdl cordic code EPC1064V HP 30 pin lcd flex cable pinout vhdl code for cordic Constant fraction timing discriminator EPF10K50EQI240-2
    Text: & News Views First Quarter, February 2000 The Programmable Solutions Company Newsletter for Altera Customers Altera Provides World-Class HDL Synthesis & Simulation Tools Altera has entered into agreements with Synopsys, Inc., and Mentor Graphics Corporation that enable Altera’s entire


    Original     		PDF