D2396
Abstract: D-74211 MAD44 ROE capacitor 220 SMC 2060 D101 D102 D112 STP3020 ROE capacitor F5 90
Text: STP3020 July 1997 SMC System Memory Controller DATA SHEET DESCRIPTION The STP3020 System Memory controller SMC interfaces to an array of DRAM and VRAM SIMMs. It accelerates graphics and imaging to main memory and frame buffers. It also provides the interface for video I/O
|
Original
|
STP3020
STP3020
STP3021
STP3022
STP3020PGA
299-Pin
STP3020TAB
416-Lead
D2396
D-74211
MAD44
ROE capacitor 220
SMC 2060
D101
D102
D112
ROE capacitor F5 90
|
PDF
|
M-BD58
Abstract: OZ862AS PC97551 sd diode mx c425 BANIAS 15 pin D-SUB oBD quanta quanta computer AAD22 MBD58
Text: 5 4 3 NR1 MLB Block Diagram 2 1 01 CPU BANIAS CPU&NB Thermal Sensor u-FCPGA 478PIN D D FSB 4X100MHZ CRT CRT DDC2B 1x D-SUB 15-Pin Memory DDR400 NB 3200MB/s LCD 2x LVDS 1x SXGA+ ATI RS300MB 2x SODIMM NTSC/PAL TV-Out 596 BGA 1x 3.5 Jack A-LINK 66MHZ C HDD ATA
|
Original
|
478PIN
4X100MHZ
15-Pin
DDR400
3200MB/s
RS300MB
66MHZ
66/100MHz
RJ-45
M-BD58
OZ862AS
PC97551
sd diode mx c425
BANIAS
15 pin D-SUB oBD
quanta
quanta computer
AAD22
MBD58
|
PDF
|
IT8512
Abstract: Sis 968 RTS5158 sis m672 G1410 SiSm672 sis 307elv sis307elv sis*307elv ME2N7002E
Text: 5 4 3 2 1 B test Modification P6. Prepare R502,C615 footprint and change R146 to 0603 for EMI request DACAVDD1 change source to VCC1.8 through a 3.3 ohm resistor R488 to solve CRT ripple issue D C P29. CON3 KB pin define follow PB2 Swap CP1,CP5,CP6,CP3,CP2,CP4 for layout smooth
|
Original
|
pin27
pin30
MMBT3906
10ohm
15ohm
330R/4
1U/25V/X7R
01U/50V/X7R
IT8512
Sis 968
RTS5158
sis m672
G1410
SiSm672
sis 307elv
sis307elv
sis*307elv
ME2N7002E
|
PDF
|
STP2013
Abstract: Mbus master 250 slave circuit STP2013PGA-50 m-bus mbus STP2011 STP2013PGA50 MAD44
Text: STP2013PGA-50 July 1997 EMC DATA SHEET Error-Correcting Memory Controller DESCRIPTION The STP2013 Error-Correcting Memory Controller control mechanism consists of a central arbiter that selects between MBus and graphics-request masters, while monitoring periodic refresh and VIO preemptive interrupts. Satellite state machines are granted execution by the arbiter in response to a buffered request. Stalled
|
Original
|
STP2013PGA-50
STP2013
STP2013PGA
299-Pin
STP2013
Mbus master 250 slave circuit
STP2013PGA-50
m-bus
mbus
STP2011
STP2013PGA50
MAD44
|
PDF
|
BCM5787
Abstract: SB460 ATI SB460 PC638 PC618 PC87541 X235 C556B IOPLLVDD18 PC627
Text: 5 4 3 NR3a CPU 2 1 01 CPU Thermal Sensor Yonah / Merom BlOCK DIAGRAM NB Thermal Sensor u-FCPGA 478PIN D FSB D Battery 667 MHZ Dual channel Memory DDRII 667 SO-DIMM STANDARD ON BOARD 256MB SO-DIMM REVERSE PRIMARY HDD DC In DDR II CHANNEL A CRT DDC2B NB DDR II CHANNEL B
|
Original
|
478PIN
256MB
15-Pin
RS600ME
1201-pin
10/100/1000BASE-T
BCM5787
RJ-45
66/100MHz
SB460
BCM5787
SB460
ATI SB460
PC638
PC618
PC87541
X235
C556B
IOPLLVDD18
PC627
|
PDF
|
c1295 battery
Abstract: ipod touch circuit diagram TPM infineon SLB 9635 TT NEC C1181 nec c1251 Mx612 PC87541 AC45 RS600ME BE-34
Text: 5 4 3 CPU WR1G2 2 1 01 CPU Thermal Sensor Merom u-FCPGA 479PIN NB Thermal Sensor 3,4 ICS 951461 FSB D 667 MHZ (14) Memory Dual channel ON BOARD 256MB SO-DIMM NORMAL (10) SO-DIMM NORMAL ON BOARD 256MB (12) (11) HDD_PRIMARY DRIVE DDR II CHANNEL A CRT DDC2B
|
Original
|
479PIN
256MB
RS600ME
15-Pin
10/100/1000BASE-T
RJ-45
BCM5787M
10x10)
66/100MHz
c1295 battery
ipod touch circuit diagram
TPM infineon SLB 9635 TT
NEC C1181
nec c1251
Mx612
PC87541
AC45
RS600ME
BE-34
|
PDF
|
TMx390
Abstract: SuperSPARC STP1020 STP1021A MAD19 STP1091 ADDR02 Mbus master 250 slave circuit stp1090 imad-26
Text: STP1091.frm Page 97 Monday, August 25, 1997 3:08 PM STP1091 July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC DESCRIPTION The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus system is required.
|
Original
|
STP1091
STP1091
STP1020
STP1021
33x8k
TMx390
SuperSPARC
STP1020
STP1021A
MAD19
ADDR02
Mbus master 250 slave circuit
stp1090
imad-26
|
PDF
|
47d-15
Abstract: No abstract text available
Text: STP3020 S un M ic r o e l e c t r o n ic s July 1997 SMC System Memory Controller DATA SHEET D e s c r ip t io n The STP3020 System M em ory controller SMC interfaces to an array of DRAM and VRAM SIMM s. It acceler ates graphics and im aging to m ain memory and fram e buffers. It also provides the interface for video I/O
|
OCR Scan
|
STP3020
STP3020
STP3021
STP3022
STP302D
416-Lead
STP3020PGA
STP3020TAB
299-Pin
47d-15
|
PDF
|
SuperSPARC
Abstract: Mbus master 250 slave circuit tmx390 STP1091-60
Text: S un M icroelectronics July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus sys
|
OCR Scan
|
STP1091
STP1020
STP1021
33x8k
STP1091PGA-75
STP1091PGA-90
STP1020HS
STP1091
SuperSPARC
Mbus master 250 slave circuit
tmx390
STP1091-60
|
PDF
|
Untitled
Abstract: No abstract text available
Text: R E V IS IO N S E C NO C Y 1A -515A DATE 2 0 1 3 /0 8 /3 C REV J D E S C R IP T IO N CHANGE THE LABELING CONTENT FOR PRODUCTS T R A N S F E R TO PHILIPPINES C Y 1 2 -5 3 0 1 2 0 1 3 /0 9 /1 2 K CHANGE THE LABELING CONTENT FOR PRODUCTS T R A N S F E R TO PHILIPPINES
|
OCR Scan
|
-515A
3091REF.
61MAX.
SD-8874-1-001
|
PDF
|
22-pin connector
Abstract: No abstract text available
Text: SEE NOTE WEEK CODE S EE DETAIL C >< X < < s 2 LTJ fn m r* I [O [□ tn 3.144 ± 0.03 58.8 MAX.) 2.3 UMAX.) 0.309(REF.) 0.6KMAX.) -LENGTHtSEE TABLE) DVI_A/D(M) CKT 14 BACK SIDE DETAIL A 8874 1-9020 D V I_I-D V I_I A/D CABLE 5M BLK 50 0 ± 150 PARCHMENT WHITE
|
OCR Scan
|
S8874
SD-8874
22-pin connector
|
PDF
|
DVI-D cable
Abstract: dvi dual link D 24 1 PVC DUROMETER dvi CABLE CONNECTION DIAGRAM DVI dual link connector Dvi CONNECTION DIAGRAM DVI to DVI CABLE CONNECTION DIAGRAM MOLEX 24 pin
Text: SEE NOTE 1.1 PIN 16 PIN 9 PIN 17 PIN 24 •DETAIL B DETAIL A- DETAIL A DETAIL B cxxx ^ W E E K NO.FOR YEAR. YEAR NO. "C"FOR MOLEX CHINA DETAIL C 8874I-8I2I DVI.D-DVI.D DUAL LINK CABLE 5M PARCHMENT WHT 8874 l-B 111 DVI.D-DVI.D DUAL LINK CABLE 3M PARCHMENT WHT
|
OCR Scan
|
8874I-8I2I
I-8111
8874I-8I20
SD-88741-002
DVI-D cable
dvi dual link D 24 1
PVC DUROMETER
dvi CABLE CONNECTION DIAGRAM
DVI dual link connector
Dvi CONNECTION DIAGRAM
DVI to DVI CABLE CONNECTION DIAGRAM
MOLEX 24 pin
|
PDF
|
lg 6 pin cable
Abstract: EIA-364-41 CONDITION A
Text: C4 PIN 16 PIN 24 PIN 17 DETAIL B C5 I5.5 MAX. 0 .6 KMAX.) 0 .3 0 9 ( R E F . ) DVI_A(M) D E T A IL CKT 14 DETAIL cxxx WEEK NO. FOR Y E A R . •YEAR NO. -"C" FOR MOLEX CHINA DETAIL C 8874 1-8221 D V I_A -D V I_A ANALOG C A B LE A S S 'Y 5M PARCHMENT WHT 8874 1-8211
|
OCR Scan
|
S8874
SD-88741-003
lg 6 pin cable
EIA-364-41 CONDITION A
|
PDF
|
DVI to vga CABLE CONNECTION DIAGRAM
Abstract: VGA to vga CABLE CONNECTION DIAGRAM VGA CABLE CONNECTION DIAGRAM VGA 15 PIN CABLE CONNECTION DIAGRAM 15 pin VGA to dvi CABLE CONNECTION DIAGRAM 13 pin vga cable connection I-8320 VGA 20 PIN CABLE CONNECTION DIAGRAM DVI D cable ANALOG DVI 1 to vga CABLE CONNECTION DIAGRAM
Text: DETAIL cxxx 4 Í_ WEEK NO.FOR YEAR. •YEAR NO. -"C" FOR MOLEX CHINA DETAIL C 8874 I-8321 DVI.A-VGA CABLE ASS'Y 5M PARCHMENT WHT 8874 I-83 11 DVI.A-VGA CABLE ASS'Y 3M PARCHMENT WHT 8874 I-8301 DVI.A-VGA CABLE ASS'Y 2M PARCHMENT WHT 8874 I-8320 DVI.A-VGA CABLE ASS'Y 5M BLK
|
OCR Scan
|
I-8321
I-8301
I-8320
8874I-83I0
I-8300
SD-88741-004
DVI to vga CABLE CONNECTION DIAGRAM
VGA to vga CABLE CONNECTION DIAGRAM
VGA CABLE CONNECTION DIAGRAM
VGA 15 PIN CABLE CONNECTION DIAGRAM
15 pin VGA to dvi CABLE CONNECTION DIAGRAM
13 pin vga cable connection
VGA 20 PIN CABLE CONNECTION DIAGRAM
DVI D cable ANALOG
DVI 1 to vga CABLE CONNECTION DIAGRAM
|
PDF
|
|
|
mrd 14b
Abstract: ba1643
Text: • 5 3 0 4 0 0 4 O O l E S L b 07^ L L C L64862 Mbus to Sbus Interface MSI Technical Manual Publication ID: M 14023 Publication Date: October 1, 1992 Company: L S I LOGIC CORP This title page is provided as a service by Inform ation Handling Services and displays
|
OCR Scan
|
L64862
0012Sfc
SparKIT-40/SS
mrd 14b
ba1643
|
PDF
|
sba20
Abstract: mbus master circuit
Text: S un M icro electro nics July 1997 MSI DATA SHEET MBus-to-SBus Interface D e s c r ip t io n The STP2011 MBus-to-SBus Interface MSI provides an interface between the MBus and the SBus and con trols access to the 1 /O subsystem. The MSI consists of two main functional blocks: the Memory Subsystem
|
OCR Scan
|
STP2011
sba20
mbus master circuit
|
PDF
|
TAZ BI-DIR
Abstract: Mbus master 250 slave circuit STP2103 MAD32
Text: S un M ic r o e le c t r o n ic s July 1997 EMC DATA SHEET Error-Correcting Memory Controller D e s c r ip t io n The STP2013 Error-Correcting Memory Controller control mechanism consists of a central arbiter that selects between MBus and graphics-request masters, while monitoring periodic refresh and VIO preemptive inter
|
OCR Scan
|
STP2013
STP2013
TAZ BI-DIR
Mbus master 250 slave circuit
STP2103
MAD32
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S T P 2 0 1 1 P G A -5 0 S un M ic r o e l e c t r o n ic s J u ly 1 9 9 7 MSI DATA SHEET MBus-to-SBus Interface D e s c r ip t io n The STP2011 M Bus-to-SBus Interface MSI provides an interface betw een the M Bus and the SBus and con trols access to the I / O subsystem. The M SI consists of two m ain functional blocks: the M em ory Subsystem
|
OCR Scan
|
STP2011
STP2011PGA-50
11PGA
STP2011
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Prelimina: SIARCTechnology STP1090A Business January Multi-Cache Controller ,TM DATA. SE ET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1090A is a high-perform ance external cache controller for the STP1020A SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used w hen a large secondary cache or an interface
|
OCR Scan
|
STP1090A
STP1090A
STP1020A
STP1021
33x8k
STP1020H
|
PDF
|
dfp cable
Abstract: DFP 20 PIN to dvi diagram digital clock ckt diagram dfp 20 pin MDR 14 pin molex mx DVI-D to MDR digital mdr-20 DFP mdr-20 SD-88741-007
Text: -PIN 8 PIN 16PIN 24- V ti / ’ ui Ç 5i L g Ja fff DETAIL in V tsi r S < B oi K ^ ^— PIN 1 7.85ÍREF. 0.309 REF.) 0.6(MAX.) 0.531MAX.) DVI_D(M) DFP(M) CKT DETAIL A B ACK SIDE 5000 ± 150 PARCHMENT WHITE 887808287 196.9 ± 5.9 3000 ± 80 PARCHMENT WHITE 887808287
|
OCR Scan
|
16-PIN
531MAX.
8874I-86IO
88741-86EE
SD-88741-007
dfp cable
DFP 20 PIN to dvi diagram
digital clock ckt diagram
dfp 20 pin
MDR 14 pin
molex mx
DVI-D to MDR
digital mdr-20
DFP mdr-20
|
PDF
|
dvi-i CABLE CONNECTION DIAGRAM
Abstract: No abstract text available
Text: SEE NOTE I PIN 9 PIN 17 —; ‘”5 X X < < rn □ a -*• u! ^ in CD m m 0.309IR EF.) 0 .6 UMAX.) D V I_A /D M ) CKT 14 DETAIL DETAIL B cxxx ^ W E E K NO.FOR YEAR. YEAR NO. "C" FOR MOLEX CHINA DETAIL C 8 8 7 4 1-9021 D V I .I - D V I. I A /D CABLE 5M IVORY
|
OCR Scan
|
309IR
SD-88741-011
dvi-i CABLE CONNECTION DIAGRAM
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S T P 2 Û1 3 P G A -50 S un M ic r o e le c t r o n ic s July 1997 EMC DATA SHEET Error-Correcting M emory Controller D e s c r ip t io n The STP2013 Error-C orrecting M em ory C ontroller control m echanism consists of a central arbiter that selects betw een M Bus and graphics-request m asters, w hile m onitoring periodic refresh and VIO preem ptive inter
|
OCR Scan
|
STP2013
STP201
299-Pin
STP2013
|
PDF
|
K 176 LE, K 561 LN
Abstract: AF34AG cn/A/U 237 BG
Text: Prelim inary SP A R C Business STP1020 A T ech n d o g y June 1995 S u p er S P A R C DATA SHEET TM Highly Integrated 32-Bit RISC Microprocessor D escription The STP1020A is a new member of the SuperSPARC family of microprocessor products. Like its pre decessors STP1020N and ST PI 020 this new part is fully SPARC version 8 compliant and is completely
|
OCR Scan
|
STP1020
32-Bit
STP1020A
STP1020N
K 176 LE, K 561 LN
AF34AG
cn/A/U 237 BG
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP3020 S un M ic r o e l e c t r o n ic s J u ly 1997 SMC System Memory Controller DATA SHEET D e s c r ip t io n The STP3020 System M em ory controller SMC interfaces to an array of DRAM and VRA M SIMM s. It acceler ates graphics and im aging to m ain m em ory and fram e buffers. It also provides the interface for video I/O
|
OCR Scan
|
STP3020
STP3020
STP3021
STP3022
416-Lead
TP3020PG
299-Pin
|
PDF
|