Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MACH231 Search Results

    SF Impression Pixel

    MACH231 Price and Stock

    Rochester Electronics LLC MACH231-6JC

    IC CPLD 128MC 6NS 84PLCC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MACH231-6JC Bulk 1,464 10
    • 1 -
    • 10 $31.1
    • 100 $31.1
    • 1000 $31.1
    • 10000 $31.1
    		Buy Now

    Rochester Electronics LLC MACH231-7JC

    IC CPLD 128MC 7.5NS 84PLCC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MACH231-7JC Bulk 689 11
    • 1 -
    • 10 -
    • 100 $27.42
    • 1000 $27.42
    • 10000 $27.42
    		Buy Now

    Rochester Electronics LLC MACH231SP-20YC

    EE PLD, 20NS, 128-CELL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MACH231SP-20YC Bulk 556 49
    • 1 -
    • 10 -
    • 100 $6.14
    • 1000 $6.14
    • 10000 $6.14
    		Buy Now

    Rochester Electronics LLC MACH231SP-12YC

    IC CPLD 128MC 12NS 100QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MACH231SP-12YC Bulk 50 24
    • 1 -
    • 10 -
    • 100 $12.73
    • 1000 $12.73
    • 10000 $12.73
    		Buy Now

    AMD MACH231SP-12YC-14YI

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics MACH231SP-12YC-14YI 1,980
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more MACH231 price and stock on Findchips.com

    MACH231 Datasheets (17)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    MACH231-10JC/1 Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231-12JC/1 Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231-12JI/1 Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231-14JI/1 Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231-15JC/1 Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231-18JI/1 Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231-6JC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231-7JC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-10VC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-10YC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-12VC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-12YC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-12YI Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-14YI Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-15VC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-15YC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-18YI Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF

    MACH231 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    MACHpro

    Abstract: tico 732 MACH230 PAL22V10 MACH231SP20
    Text: FINAL COM’L: -10/12/15/20 IND: -12/14/18/24 MACH231SP-10/12/15/20 High-Density EE CMOS In-System Programmable Logic Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • ■ ■ ■ JTAG-Compatible, 5-V in-system programming 100 Pins 128 Macrocells 10-ns tPD Commercial


    Original     		PDF MACH231SP-10/12/15/20 10-ns 12-ns PAL32V16" MACH230 MACH231SP PQT100 100-Pin MACHpro tico 732 MACH230 PAL22V10 MACH231SP20

    teradyne

    Abstract: teradyne lasar MACH130 MACH230 PAL22V10
    Text: FINAL MACH231-6 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS 84 Pins Programmable power-down mode 128 Macrocells 64 Outputs 6 ns tPD 128 Flip-flops; 4 clock choices 166 MHz fCNT 8 “PAL32V16” blocks with buried macrocells 70 Bus-Friendly Inputs


    Original     		PDF MACH231-6 PAL32V16" MACH130, MACH131, MACH230, MACH435 MACH230 MACH231 PAL22V10 teradyne teradyne lasar MACH130 MACH230

    MUX32

    Abstract: 32-TO-1 AMD CPLD Mach 1 to 5 MAX7128 Altera MAX V CPLD EPM7128E-7 MAX7000 matrix mux mach231 MACH435
    Text: Application Notes Using the MACH231-6 to Implement a 200 MHz 32-to-32-bit Muxed Cross Bar Switch INTRODUCTION Cross bar switches are used in bus interface, network switch, and reconfigurable computing applications. There are cross bar switches available today in specific configurations e.g., 8-bit,


    Original     		PDF MACH231-6 32-to-32-bit 10-bit, 12-bit, 16-to-32 32-to-32 20593B-1 MUX32 32-TO-1 AMD CPLD Mach 1 to 5 MAX7128 Altera MAX V CPLD EPM7128E-7 MAX7000 matrix mux mach231 MACH435

    HP3070

    Abstract: PALCE22V10 MACHpro MACH231SP MACH programming
    Text: MACH 1 & 2 FAMILIES 1 FINAL COM’L: -10/12/15 IND: -12/14/18 MACH 1 & 2 Families MACH231SP-10/12/15 High-Performance EE CMOS In-System Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ JTAG-Compatible, 5-V in-system programming ◆ 100 Pins in PQFP and TQFP


    Original     		PDF MACH231SP-10/12/15 10-ns 12-ns PALCE32V16" MACH131SP M4-128 PQL100 100-Pin 16-038-PQT-2 HP3070 PALCE22V10 MACHpro MACH231SP MACH programming

    MACH130-20

    Abstract: MACH130 MACH230 PAL22V10 PAL26V16
    Text: FINAL COM’L: -15/20 IND: -18/24 MACH130-15/20 Lattice Semiconductor High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS 84 Pins 64 Outputs 64 Macrocells 64 Flip-flops; 4 clock choices 15 ns tPD Commercial 18 ns tPD Industrial 4 “PAL26V16” Blocks


    Original     		PDF MACH130-15/20 PAL26V16" MACH131, MACH230, MACH231, MACH435 MACH130 PAL22V10 14131H-26 MACH130-20 MACH230 PAL26V16

    PAL26V16

    Abstract: MACH130-20 PAL 007 64 macrocells PAL 007 A MACH130 MACH230 PAL22V10 MACH130-20/BXA
    Text: FINAL COM’L: -15/20 IND: -18/24 MACH130-15/20 Lattice/Vantis High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS 84 Pins 64 Outputs 64 Macrocells 64 Flip-flops; 4 clock choices 15 ns tPD Commercial 18 ns tPD Industrial 4 “PAL26V16” Blocks


    Original     		PDF MACH130-15/20 PAL26V16" MACH131, MACH230, MACH231, MACH435 MACH130 PAL22V10 14131H-26 PAL26V16 MACH130-20 PAL 007 64 macrocells PAL 007 A MACH230 MACH130-20/BXA

    MACH211SP

    Abstract: No abstract text available
    Text: Mixed Supply Design with MACH 1 & 2 SP Devices ABSTRACT Vantis provides robust and feature-rich I/O structures on members of its MACH 1 & 2 SP families. To make the most use of these features, it is helpful to understand their characteristics. This technical note will describe mixed supply design as it pertains to the MACH 1 & 2 SP1


    Original     		PDF

    MACH4 cpld amd

    Abstract: mach 1 family amd HP3070
    Text: MACH 4 FAMILY 1 MACH 4 Family High Performance EE CMOS Programmable Logic With Maximum Ease Of Use DISTINCTIVE CHARACTERISTICS ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ MACH 4 Family ◆ High-performance, EE CMOS CPLD family SpeedLocking for guaranteed fixed timing -7/10/12/15 ns tPD


    Original     		PDF 16-038-PQR-1 PRH208 MACH4 cpld amd mach 1 family amd HP3070

    mach 1 family amd

    Abstract: AMD CPLD Mach 1 to 5 MACH355 22V10 PAL CMOS device mach 1 to 5 family amd
    Text: Product HIGHLIGHTS • MACH 1–5 CPLD Families ■ Fastest speeds; Easiest-to-Use ■ SpeedLocking Fixed, Guaranteed Timing ■ 32–512 Macrocells; 32–256 I/Os ■ JTAG-ISP; 3.3-V or 5-V Solutions ■ PCI-Compliance at 5, 7, 10 and 12ns ■ EECMOS Technology Leadership


    Original     		PDF 1-888-VANTIS2 GAC-22M-7/97-0 10253R mach 1 family amd AMD CPLD Mach 1 to 5 MACH355 22V10 PAL CMOS device mach 1 to 5 family amd

    tms 3755

    Abstract: MACH110 MACH111SP MACH211SP MACHpro cpld manual
    Text: MACH 1 & 2 FAMILIES 1 MACH 1 & 2 Families MACH 1 and 2 Families High-Performance, Low Cost EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ High-performance, low-cost, electrically-erasable CMOS PLD families ◆ 32 to 128 macrocells 1250 to 5000 PLD gates


    Original     		PDF 5/6/7/10/12/15-ns 7/10/12/14/18-ns PQL100 100-Pin 16-038-PQT-2 tms 3755 MACH110 MACH111SP MACH211SP MACHpro cpld manual

    Device-List

    Abstract: cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2
    Text: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which


    Original     		PDF ALL-11 Z86E73 Z86E83 Z89371 ADP-Z89371/-PL Z8E000 ADP-Z8E001 Z8E001 Device-List cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2

    Untitled

    Abstract: No abstract text available
    Text: Mixed Supply Design with MACH 1 & 2 SP Devices ABSTRACT Vantis provides robust and feature-rich I/O structures on members of its MACH 1 & 2 SP families. To make the most use of these features, it is helpful to understand their characteristics. This technical note will describe mixed supply design as it pertains to the MACH 1 & 2 SP1


    Original     		PDF

    PAL32V16

    Abstract: AMD MACH435
    Text: CO ND ENSED COM’L: -6/7.5/10/12/15/20 MACH231-6/7/10/12/15/20 & need AdvaM "££ i/licro High-Density EE CMOS Programmable Logic Devices DISTINCTIVE CHARACTERISTICS • 84 Pins ■ Programmable power-down mode ■ 128 Macrocells ■ 64 Outputs ■ 6 tpD


    OCR Scan     		PDF MACH231-6/7/10/12/15/20 PAL32V16" MACH130, MACH131, MACH230, MACH435 MACH230 166MHzfcNT MACH231 PAL22V10 PAL32V16 AMD MACH435

    PAL26V16

    Abstract: teradyne lasar
    Text: FINAL COM’L: -15/20 IND: -18/24 Z I Advanced Micro Devices M A C H 1 3 0 - 1 5 /2 0 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 84 Pins ■ 64 Outputs ■ 64 Macrocells ■ 64 Flip-flops; 4 clock choices ■ 15 ns tpD Commercial


    OCR Scan     		PDF PAL26V16" MACH131, MACH230, MACH231, MACH435 MACH130 PAL22V10 MACH130-15/20 55755b PAL26V16 teradyne lasar

    Untitled

    Abstract: No abstract text available
    Text: FINAL COM’L: -12/15/20, Q-20/25 MACH435-12/15/20, Q-20/25 Lattice/Vantis High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 84 Pins in PLCC ■ Flexible clocking ■ 128 Macrocells — Four global clock pins w ith selectable edges ■


    OCR Scan     		PDF Q-20/25 MACH435-12/15/20, 12nstpD PAL33V16â MACH130, MACH131, MACH230, MACH231

    Untitled

    Abstract: No abstract text available
    Text: VAN T I S BE Y O N D PERFORMANCI-, Product Menu An AMD .om pan \ HIGHLIGHTS MACH 1 -5 CPLD Families Fastest speeds; Easiest-to-Use SpeedLocking (Fixed, Guaranteed Timing 3 2-51 2 Macrocells; 32-256 l/Os JTAG-ISP; 3 .3 -V or 5 -V Solutions PCI-Compliance at 5, 7, 10 and 12ns


    OCR Scan     		PDF 1-888-VANTIS2 CPI-9M-8/98-0 10253U

    mach231sp

    Abstract: No abstract text available
    Text: COM’L: -10/12/15/20 IND: -12/14/18/24 M A C H 2 3 1 S P - 1 0 / 1 2 / 1 5 /2 0 High-Density EE CMOS In-System Programmable Logic a Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • JTAG-Compatible, 5-V in-system programming ■ 100 Pins ■ Peripheral Component Interconnect PCI


    OCR Scan     		PDF 10-ns 12-ns PAL32V16â MACH230 MACH231SP MACH231S P-10/12/15/20 025752b 003b52fl PQT100

    Untitled

    Abstract: No abstract text available
    Text: FIN AL M A C H 1 1 1 COM’L: -5/7.5/10/12/15/20 IND: -7.5/10/12/14/18/24 AM D£t F a m ily High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 44 Pins ■ Programmable power-down mode ■ 32 Macrocells ■ 32 Outputs ■ 5 ns tPD ■ 32 Flip-flops; 4 clock choices


    OCR Scan     		PDF PAL26V16â MACH110, MACH210, MACH211, MACH215 MACH110 MACH111 02S7Seb PQT044

    Untitled

    Abstract: No abstract text available
    Text: FINAL COM’L: -12/15/20, Q-20/25 a Advanced Micro Devices MACH435-12/15/20, Q-20/25 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 84 Pins in PLCC ■ Flexible clocking ■ 128 Macrocells — Four global clock pins w ith selectable edges


    OCR Scan     		PDF Q-20/25 MACH435-12/15/20, 12nstpD PAL33V16â MACH130, MACH131, MACH230, MACH231

    Untitled

    Abstract: No abstract text available
    Text: FINAL V AN " V A N A M D C O M 'L : - 5 /7 /1 0 /1 2 /1 5 I N D : -7 /1 0 /1 2 /1 4 /1 8 M ACH131SP-5/7/10/1 i n 5 T I S High-Performance EE CMOS In-System Programmable Logic C O M P A N Y DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦


    OCR Scan     		PDF ACH131SP-5/7/10/1 PALCE26V16" MACH131SP-5/7/10/12/15

    Untitled

    Abstract: No abstract text available
    Text: FINAL COM'L: -6/7 /10/12/15 IN D :-12/14/18 M A C H 2 3 1 -6 /7 /1 0 /1 2 /1 5 V A N A N A M D T I S High-Performance EE CMOS Programmable Logic C O M P A N Y DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ 84 Pins in PLCC 128 Macrocells


    OCR Scan     		PDF PALCE32V16" MACH131 M4-128N GENE4088 ACH231 84-Pin

    Untitled

    Abstract: No abstract text available
    Text: FINAL BEYOND PERFORMANCE COM’L: -7/10/12/15 IND: -10/12/14/18 MACH 4-128N/MACH4LV-128N High-Performance EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ 84-pins in PLCC 128 macrocells


    OCR Scan     		PDF 4-128N/MACH4LV-128N 84-pins zfcm64 MACH111 ACH4-128N/64-7/10/12/15 MACH4LV-128N/64-7/10/12/15

    sp9648

    Abstract: ci pal 014
    Text: V A N B EY O N D P ER F O R M A N C E MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages


    OCR Scan     		PDF 5/10/12/15-ns 5/10/12/14/18-ns MACH211SP MACH221 MACH221SP MACH231 MACH231SP MACH231SP MACH131SP-5YC- sp9648 ci pal 014

    2SJ 6810

    Abstract: 2sj 6815 ISP 22V10 mach211sp MACH2115P 29m16
    Text: 0 v > I u i s.11- Vantis Device Selector Guide I BEYO N D PERFO RM A N TE MACH 4 FAMILY Table 1. MACH 4 Devices1 Commercial Device Package Macrocetls (PLD Gates 1/0$ Dedicated Inputs Output Enables PT per Output FItp- JTAG(w/NO speed adder) Flops ISP troiis


    OCR Scan     		PDF -128N/64-7 -128N/64-iO -128N/64-12 -128N/64-15 LVH28/64-10 -2S6/128-12 208PQFP 256BGA 144TQFP PALCE16V8, 2SJ 6810 2sj 6815 ISP 22V10 mach211sp MACH2115P 29m16