M14D128168A
Abstract: 18BB
Text: ESMT DDR II SDRAM M14D128168A 2M 2M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.
|
Original
|
M14D128168A
M14D128168A
18BB
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ESM T M14D128168A 2M DDR II SDRAM 2M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.
|
Original
|
M14D128168A
|
PDF
|