Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    M12L64322A Search Results

    SF Impression Pixel

    M12L64322A Price and Stock

    Elite Semiconductor Memory Technology Inc M12L64322A6TG

    512K X 32BIT X 4 BANKS SYNCHRONOUS DRAM Synchronous DRAM, 2MX32, 5.5ns, CMOS, PDSO86
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    ComSIT USA M12L64322A6TG 15
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    M12L64322A Datasheets (7)

    Part ECAD Model Manufacturer Description Curated Type PDF
    M12L64322A Elite Semiconductor Memory Technology 512K x 32 Bit x 4 Banks Synchronous DRAM Original PDF
    M12L64322A Elite Semiconductor Memory Technology 512K x 32 Bit x 4 Banks Synchronous DRAM Original PDF
    M12L64322A Unknown 512K x 32 Bit x 4 Banks Synchronous DRAM Original PDF
    M12L64322A-5TG Elite Semiconductor Memory Technology 512K x 32 Bit x 4 Banks Synchronous DRAM Original PDF
    M12L64322A-6T Unknown 512K x 32 Bit x 4 Banks Synchronous DRAM Original PDF
    M12L64322A-6TG Elite Semiconductor Memory Technology 512K x 32 Bit x 4 Banks Synchronous DRAM Original PDF
    M12L64322A-7T Unknown 512K x 32 Bit x 4 Banks Synchronous DRAM Original PDF

    M12L64322A Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    M12L64322A-5TG

    Abstract: M12L64322A M12L64322A-6T M12L64322A-6TG M12L64322A-7T m12l64322a7tg
    Text: ESMT M12L64322A Revision History Revision 0.1 Dec. 28 1998 -Original Revision 0.2(Jan. 29 1999) -Add page 45 "Packing Dimension" Revision 0.3(Apr. 20 2000) -Modify 6 tss from 2 to 1.5ns.(Page 7) Revision 0.4(May. 09 2001) - 64ms refresh period (4K cycle) -> 15.6 s refresh interval (P.1)


    Original     		PDF M12L64322A 86-LEAD 400mil) M12L64322A-5TG M12L64322A M12L64322A-6T M12L64322A-6TG M12L64322A-7T m12l64322a7tg

    M12L64322A-5TG

    Abstract: No abstract text available
    Text: ESM T M12L64322A 2U SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES „ „ „ „ „ „ „ „ ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs


    Original     		PDF M12L64322A M12L64322A-5TG2U 200MHz M12L64322A-6TG2U 166MHz M12L64322A-7TG2U 143MHz M12L64322A-5TG

    M12L64322A-5TG

    Abstract: No abstract text available
    Text: ESMT M12L64322A Revision History Revision 0.1 Dec. 28 1998 -Original Revision 0.2(Jan. 29 1999) -Add page 45 "Packing Dimension" Revision 0.3(Apr. 20 2000) -Modify 6 tss from 2 to 1.5ns.(Page 7) Revision 0.4(May. 09 2001) - 64ms refresh period (4K cycle) -> 15.6 s refresh interval (P.1)


    Original     		PDF M12L64322A 86-LEAD 400mil) M12L64322A-5TG

    esmt M12L64322A

    Abstract: M12L64322A M12L64322A-6TIG
    Text: ESMT M12L64322A Operation temperature condition -40°C ~ 85°C SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES y y y y y y y y ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs


    Original     		PDF M12L64322A M12L64322A-6TIG 166MHz M12L64322A-6BIG 90BGA M12L64322A esmt M12L64322A M12L64322A-6TIG

    Untitled

    Abstract: No abstract text available
    Text: ESMT M12L64322A SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency 2 & 3 - Burst Length ( 1, 2, 4, 8 & full page )


    Original     		PDF M12L64322A 400mil 875mil) M12L64322A-6T 166MHz M12L64322A-7T 143MHz M12L64322A-6TG M12L64322A-7TG

    SDRAM

    Abstract: M12L64322A-6TIG2U
    Text: ESMT M12L64322A 2U Operation Temperature Condition -40°C~85°C SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES y y y y y y y y ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs


    Original     		PDF M12L64322A M12L64322A-5TIG2U M12L64322A-6TIG2U M12L64322A-7TIG2U M12L64322A-5BIG2U M12L64322A-6BIG2U M12L64322A-7BIG2U 200MHz 166MHz 143MHz SDRAM

    Untitled

    Abstract: No abstract text available
    Text: ESM T M12L64322A 2U Operation Temperature Condition -40°C~85°C SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES „ „ „ „ „ „ „ „ ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation


    Original     		PDF M12L64322A M12L64322A-5TIG2U 200MHz M12L64322A-6TIG2U 166MHz

    M12L64322A-5TG

    Abstract: esmt M12L64322A M12L64322A M12L64322A-6T M12L64322A-6TG M12L64322A-7T
    Text: ESMT M12L64322A Revision History Revision 0.1 Dec. 28 1998 -Original Revision 0.2(Jan. 29 1999) -Add page 45 "Packing Dimension" Revision 0.3(Apr. 20 2000) -Modify 6 tss from 2 to 1.5ns.(Page 7) Revision 0.4(May. 09 2001) - 64ms refresh period (4K cycle) -> 15.6 s refresh interval (P.1)


    Original     		PDF M12L64322A 86-LEAD 400mil) M12L64322A-5TG esmt M12L64322A M12L64322A M12L64322A-6T M12L64322A-6TG M12L64322A-7T

    M12L64322A-5TG

    Abstract: No abstract text available
    Text: ESMT M12L64322A Revision History Revision 0.1 Dec. 28 1998 -Original Revision 0.2(Jan. 29 1999) -Add page 45 "Packing Dimension" Revision 0.3(Apr. 20 2000) -Modify 6 tss from 2 to 1.5ns.(Page 7) Revision 0.4(May. 09 2001) - 64ms refresh period (4K cycle) -> 15.6 s refresh interval (P.1)


    Original     		PDF M12L64322A 86-LEAD 400mil) M12L64322A-5TG

    Untitled

    Abstract: No abstract text available
    Text: ESMT M12L64322A SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency 2 & 3 - Burst Length ( 1, 2, 4, 8 & full page )


    Original     		PDF M12L64322A 400mil 875mil) M12L64322A-6T 166MHz M12L64322A-7T 143MHz M12L64322A

    M12L64322A-5TG

    Abstract: M12L64322A-6BG2U
    Text: ESMT M12L64322A 2U SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES y y y y y y y y ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency ( 2 & 3 )


    Original     		PDF M12L64322A M12L64322A-5TG2U M12L64322A-6TG2U M12L64322A-7TG2U M12L64322A-5BG2U M12L64322A-6BG2U M12L64322A-7BG2U 200MHz 166MHz 143MHz M12L64322A-5TG

    M12L64322A-5TG

    Abstract: No abstract text available
    Text: ESMT M12L64322A SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency 2 & 3 - Burst Length ( 1, 2, 4, 8 & full page )


    Original     		PDF M12L64322A 400mil 875mil) M12L64322A-5TG 200MHz M12L64322A-6TG 166MHz M12L64322A-7TG 143MHz M12L64322A-5TG

    M12L64322A-6TG

    Abstract: No abstract text available
    Text: ESMT M12L64322A SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency 2 & 3 - Burst Length ( 1, 2, 4, 8 & full page )


    Original     		PDF M12L64322A 400mil 875mil) M12L64322A-6T M12L64322A-7T M12L64322A-6TG M12L64322A-7TG 166MHz 143MHz

    M12L64322A-5TG

    Abstract: M12L64322A-7TG M12L64322A M12L64322A-6TG
    Text: ESMT M12L64322A SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES y y y y y y y y ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency 2 & 3


    Original     		PDF M12L64322A M12L64322A-5TG 200MHz M12L64322A-6TG 166MHz M12L64322A-7TG 143MHz M12L64322A-5BG 90BGA M12L64322A-5TG M12L64322A-7TG M12L64322A M12L64322A-6TG

    M12L64322A-5TG

    Abstract: No abstract text available
    Text: ESMT M12L64322A SDRAM 512K x 32 Bit x 4 Banks Synchronous DRAM FEATURES ORDERING INFORMATION JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency 2 & 3 - Burst Length ( 1, 2, 4, 8 & full page )


    Original     		PDF M12L64322A 400mil 875mil) M12L64322A-5TG 200MHz M12L64322A-6TG 166MHz M12L64322A-7TG 143MHz M12L64322A-5TG

    M13S2561616A-5TG

    Abstract: 90-FBGA M12L64164A-7T M13S2561616A -5T M11B416256A-25JP diode 6BG 90FBGA M12L128168A-6TG M12L16161A TSOPII
    Text: Product Selection Guide of ESMT DRAM Density 4Mb Updated Date : 11/06/2006 Organization Description 256Kb*16 EDO DRAM 5V EDO DRAM 5V EDO DRAM 3.3V EDO DRAM 3.3V Refresh 512 512 512 512 Speed 25ns 35ns 35ns 35ns Package Part Number Pb-free Sample MP Now Now


    Original     		PDF 256Kb 40/44L-TSOPII M11B416256A-25JP M11B416256A-35TG M11L416256SA-35JP M11L416256SA-35TG 40L-SOJ 44-40L-TSOPII 128Mb M13S2561616A-5TG 90-FBGA M12L64164A-7T M13S2561616A -5T M11B416256A-25JP diode 6BG 90FBGA M12L128168A-6TG M12L16161A TSOPII