Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LXBC Search Results

    SF Impression Pixel

    LXBC Price and Stock

    Tempo Communications Inc EK628LXBCB

    CUTTER, CABLE CJB, BARE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EK628LXBCB Bulk 1
    • 1 $2708.42
    • 10 $2708.42
    • 100 $2708.42
    • 1000 $2708.42
    • 10000 $2708.42
    Buy Now

    Tempo Communications Inc EK628LXBC11

    CUTTER, CABLE CJB, 120V
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EK628LXBC11 Bulk 1
    • 1 $3365.58
    • 10 $3365.58
    • 100 $3365.58
    • 1000 $3365.58
    • 10000 $3365.58
    Buy Now

    IndustrialSupplies.com EK628LXBC11-CR

    HIGH SECURITY METAL TRUCK SEAL &
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EK628LXBC11-CR Box 1
    • 1 $2632.22
    • 10 $2632.22
    • 100 $2632.22
    • 1000 $2632.22
    • 10000 $2632.22
    Buy Now

    Tempo Communications Inc EK425LXBCJACSR

    CUTTER CABLE, ACSR, 24MM BARE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EK425LXBCJACSR Bulk 1
    • 1 $2771.11
    • 10 $2771.11
    • 100 $2771.11
    • 1000 $2771.11
    • 10000 $2771.11
    Buy Now

    ATGBICS CPAC-TR-1LX-B-C

    Compatible SFP 1000Mb
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CPAC-TR-1LX-B-C 1
    • 1 $29
    • 10 $29
    • 100 $27.6
    • 1000 $24.7
    • 10000 $24.7
    Buy Now
    Karl Kruse GmbH & Co KG CPAC-TR-1LX-B-C 975
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    LXBC Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    SMD phase shifter 0201

    Abstract: ts201S ADSP-TS201SABP-050 ADSP-TS201SABP-060 l3bc
    Text: TigerSHARC Embedded Processor ADSP-TS201S • a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original
    576-ball) 14-channel 32-bit 40-bit 64-bit BP-576 576-Ball SMD phase shifter 0201 ts201S ADSP-TS201SABP-050 ADSP-TS201SABP-060 l3bc PDF

    bfp760

    Abstract: ADSP-TS201 reverse carry addition WPCT ADSP-21263 C-15 ts101 dsp application note boot kernel for the ADSP-21369 xr120xddddcccc "vector instructions" saturation
    Text: ADSP-TS201 TigerSHARC Processor Programming Reference Revision 1.1, April 2005 Part Number 82-000810-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express


    Original
    ADSP-TS201 bfp760 reverse carry addition WPCT ADSP-21263 C-15 ts101 dsp application note boot kernel for the ADSP-21369 xr120xddddcccc "vector instructions" saturation PDF

    EE-68

    Abstract: ts201 Embedded Processor Preliminary Data Sheet link port ts201 32X32 ADSP-TS201S l3bc ADSP-TS201SABP-6X ADSP-TS201SABP-X
    Text: TigerSHARC Embedded Processor ADSP-TS201S Preliminary Technical Data KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns Instruction Cycle Rate 24M Bits of Internal—On-Chip—DRAM Memory 25x25 mm 576-Ball Thermally Enhanced Ball Grid Array Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, a Register File, and a Communications Logic


    Original
    ADSP-TS201S 576-Ball) 24Mbit BP-576 ADSP-TS201SABP-X C00000-0-03/03 BP-576) EE-68 ts201 Embedded Processor Preliminary Data Sheet link port ts201 32X32 ADSP-TS201S l3bc ADSP-TS201SABP-6X ADSP-TS201SABP-X PDF

    symbol barcode scanner schematic

    Abstract: SCHEMATIC DIAGRAM OF POWER SAVER DEVICE symbol barcode laser scanner schematic barcode reader db9 pinout induction lamp ballast led scrolling badge laser barcode reader circuit barcode scanner connection schematic MKL series ASSEMBLY CODE FOR BARCODE READER
    Text: ALLEN-BRADLEY Attended Workstations Catalog Nos. 2708-DH5B2L & -DH5B4L (Series B) User Manual Disclaimer Important User Information Solid state equipment has operational characteristics differing from those of electromechanical equipment. “Application Considerations for Solid State


    Original
    2708-DH5B2L ND001 symbol barcode scanner schematic SCHEMATIC DIAGRAM OF POWER SAVER DEVICE symbol barcode laser scanner schematic barcode reader db9 pinout induction lamp ballast led scrolling badge laser barcode reader circuit barcode scanner connection schematic MKL series ASSEMBLY CODE FOR BARCODE READER PDF

    link port ts201

    Abstract: ts201S l3bc 74AC11244 ADSP-TS201S ADSP-TS202S ADSP-TS203S EE-170 EE-179 EE-198
    Text: Engineer To Engineer Note a EE-179 Technical Notes on using Analog Devices' DSP components and development tools Contact our technical support by phone: 800 ANALOG-D or e-mail: dsp.support@analog.com Or visit our on-line resources http://www.analog.com/dsp and http://www.analog.com/dsp/EZAnswers


    Original
    EE-179 ADSP-TS20xS ADSPTS20xS ADSP-TS202S ADSP-TS203S EE-68) ADSP-TS201S EE-179) link port ts201 ts201S l3bc 74AC11244 EE-170 EE-179 EE-198 PDF

    SMD resistors K24

    Abstract: SMD transistor k23 smd w20 ADSP-TS203S y6 smd transistor 32X32 ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS203S Preliminary Technical Data KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns Instruction Cycle Rate 4M Bits of Internal—On-Chip—DRAM Memory 25x25 mm 576-Ball Thermally Enhanced Ball Grid Array Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File


    Original
    ADSP-TS203S 576-Ball) ADSP-TS203SABP-X BP-576 C00000-0-03/03 SMD resistors K24 SMD transistor k23 smd w20 ADSP-TS203S y6 smd transistor 32X32 ADSP-TS201 PDF

    32x32 Multiplier

    Abstract: EE-174 32X32 ADSP-TS201S processor cross reference avr ms1 diagram ADSP-TS201SABP-ENG
    Text: PRELIMINARY TECHNICAL DATA TigerSHARC Embedded Processor ADSP-TS201S a Preliminary Technical Data KEY FEATURES 500 MHz, 2.0 ns Instruction Cycle Rate 24M Bits of Internal—On-Chip—DRAM Memory 25؋25 mm 576-Ball Thermally Enhanced Ball Grid Array Package


    Original
    ADSP-TS201S 576-Ball) ADSP-TS201SABP-ENG 24Mbit BP-576 32x32 Multiplier EE-174 32X32 ADSP-TS201S processor cross reference avr ms1 diagram ADSP-TS201SABP-ENG PDF

    ADSP-TS201 SDRAM

    Abstract: TigerSHARC DSP Instruction set specification ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory


    Original
    576-ball) 32-bit 40-bit 64-bit 14-channel ADSP-TS202S BP-576 576-Ball ADSP-TS202SABP-050 ADSP-TS201 SDRAM TigerSHARC DSP Instruction set specification ADSP-TS201 PDF

    Untitled

    Abstract: No abstract text available
    Text: TigerSHARC Embedded Processor ADSP-TS203S KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 4M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array


    Original
    ADSP-TS203S 576-ball) 32-bit 40-bit 64-bit 10-channel ADSP-TS203SBBPZ050 ADSP-TS203SABP-050 ADSP-TS203SABPZ050 BP-576 PDF

    Untitled

    Abstract: No abstract text available
    Text: TigerSHARC Embedded Processor ADSP-TS201S • a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original
    ADSP-TS201S 576-ball) 14-channel 32-bit BP-576 PDF

    link port ts201

    Abstract: ADSP-TS201S ADSP-TS202S ADSP-TS203S EE-170 EE-179 EE-198 EE-200 EE-68 stripline pcb
    Text: Engineer-to-Engineer Note a EE-179 Technical notes on using Analog Devices DSPs, processors and development tools Contact our technical support at processor.support@analog.com and dsptools.support@analog.com Or visit our on-line resources http://www.analog.com/ee-notes and http://www.analog.com/processors


    Original
    EE-179 ADSP-TS20xS ADSP-TS201S EE-179) link port ts201 ADSP-TS202S ADSP-TS203S EE-170 EE-179 EE-198 EE-200 EE-68 stripline pcb PDF

    smd w20

    Abstract: adsp ts201 link port ts201 SMD transistor k23 y6 smd transistor 32X32 ADSP-TS202S
    Text: TigerSHARC Embedded Processor ADSP-TS202S Preliminary Technical Data KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns Instruction Cycle Rate 12M Bits of Internal—On-Chip—DRAM Memory 25x25 mm 576-Ball Thermally Enhanced Ball Grid Array Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File


    Original
    ADSP-TS202S 576-Ball) High-PerforADSP-TS202SABP-X 12Mbit BP-576 C00000-0-03/03 smd w20 adsp ts201 link port ts201 SMD transistor k23 y6 smd transistor 32X32 ADSP-TS202S PDF

    PF 08112

    Abstract: BR3100 ADSP-TS203S ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS203S KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 4M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array


    Original
    ADSP-TS203S 576-ball) 32-bit 40-bit 64-bit 10-channel em2012 ADSP-TS203SBBPZ050 ADSP-TS203SABP-050 PF 08112 BR3100 ADSP-TS203S ADSP-TS201 PDF

    ADSP-TS203S

    Abstract: ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS203S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 4M bits of internal—on-chip—DRAM memory


    Original
    576-ball) 32-bit 40-bit 64-bit 10-channel ADSP-TS203S BP-576 576-Ball ADSP-TS203SABP-050 ADSP-TS203S ADSP-TS201 PDF

    BM 1084

    Abstract: ADSP-TS201Sw ADSP-TS201SWBP-050 ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201S
    Text: TigerSHARC Embedded Processor ADSP-TS201S a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original
    576-ball) 14-channel 32-bit 40-bit 64-bit d576-Ball 576-Ball ADSP-TS201SABP-060 ADSP-TS201SABP-050 BM 1084 ADSP-TS201Sw ADSP-TS201SWBP-050 ADSP-TS201S PDF

    AD90747

    Abstract: ADSP-TS201 ADSP-TS201 reference manual reverse carry addition ADSP-21020 ADSP-21060 ADSP-TS201S Theta JB so-8 wp1l ADSP-TS201 SDRAM
    Text: ADSP-TS201 TigerSHARC Processor Hardware Reference Revision 1.1, December 2004 Part Number 82-000815-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2004 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express


    Original
    ADSP-TS201 AD90747 ADSP-TS201 reference manual reverse carry addition ADSP-21020 ADSP-21060 ADSP-TS201S Theta JB so-8 wp1l ADSP-TS201 SDRAM PDF

    ADSP-TS201SWBP-050

    Abstract: 7485 pin configuration ADSP-TS201S SYSCON 3 ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201SwBP
    Text: TigerSHARC Embedded Processor ADSP-TS201S a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original
    ADSP-TS201S 576-ball) 14-channel BP-576 D04324-0-11/04 BP-576) ADSP-TS201SWBP-050 7485 pin configuration ADSP-TS201S SYSCON 3 ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201SwBP PDF

    link port ts201

    Abstract: ADSP-TS201S ADSP-TS202S ADSP-TS203S EE-170 EE-179 EE-198 TS201 stripline pcb ts201S
    Text: Engineer-to-Engineer Note a EE-179 Technical notes on using Analog Devices DSPs, processors and development tools Contact our technical support at dsp.support@analog.com and at dsptools.support@analog.com Or visit our on-line resources http://www.analog.com/ee-notes and http://www.analog.com/processors


    Original
    EE-179 ADSP-TS201S ADSP-TS20xS ADS201S EE-198) ADSP-TS20x EE-200) ADSP-TS101S EE-205) link port ts201 ADSP-TS202S ADSP-TS203S EE-170 EE-179 EE-198 TS201 stripline pcb ts201S PDF

    ts201

    Abstract: ADSP-TS201S ADSP-TS201SYBP-050 PF 08112 BM 1084 ADSP-TS201 SDRAM ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201SABPZ050 ADSP-TS201SABPZ060
    Text: TigerSHARC Embedded Processor ADSP-TS201S • a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original
    ADSP-TS201S 576-ball) 14-channel 32-bit BP-576 ts201 ADSP-TS201S ADSP-TS201SYBP-050 PF 08112 BM 1084 ADSP-TS201 SDRAM ADSP-TS201SABP-050 ADSP-TS201SABP-060 ADSP-TS201SABPZ050 ADSP-TS201SABPZ060 PDF

    ADSP-TS203S

    Abstract: ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS203S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 4M bits of internal—on-chip—DRAM memory


    Original
    576-ball) 32-bit 40-bit 64-bit 10-channel ADSP-TS203S BP-576 576-Ball ADSP-TS203SABP-050 ADSP-TS203S ADSP-TS201 PDF

    TMS9902

    Abstract: tms9900 CRC-16 tms9980a TMS9981 tms9901 TMS9903 tim9904
    Text: The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED ¿•ir, Semiconductor Group / TMS 9903 \ SYNCHRONOUS \ COMMUNICATION CONTROLLER i ' MANUAL/ DECEMBER 1978 T e x a s In s t r u m e n t s IN C O R PO R A TED IMPORTANT NOTICES Texas Instruments reserves the right to make changes at any tim e


    OCR Scan
    PDF

    TMS9900

    Abstract: No abstract text available
    Text: 1. INTRODUCTION 1.1 DESCRIPTION The TMS 9903 is a versatile device which provides the system designer w ith a wide range o f capabilities in synchronous and asynchronous com m unications co n tro l. The TMS 9903 operates in a m ulti-m ode con fig ura tio n th a t allows a broad


    OCR Scan
    COM-20, TMS9900 PDF

    rover

    Abstract: 9903 s100 scr TMS9980 TMS9900 S100 S20D
    Text: 1. INTRODUCTION 1.1 D E S C R IP T IO N The T M S 9903 is a versatile device which provides the system designer with a wide range of capabilities in synchronous and asynchronous com munications control. The T M S 9903 operates in a multi-mode c o n ju r a t io n that allows a broad


    OCR Scan
    TMS9903 COM-20, rover 9903 s100 scr TMS9980 TMS9900 S100 S20D PDF

    s100 scr

    Abstract: rover S100 S20D SCR 250
    Text: 1. INTRODUCTION 1.1 D E S C R IP T IO N The T M S 9903 is a versatile device which provides the system designer with a wide range of capabilities in synchronous and asynchronous com munications control. The T M S 9903 operates in a multi-mode c o n ju r a t io n that allows a broad


    OCR Scan
    TMS9903 COM-20, s100 scr rover S100 S20D SCR 250 PDF