CV133
Abstract: CK410M DOT96
Text: IDTCV133 PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR COMMERCIAL TEMPERATURE RANGE PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR IDTCV133 FEATURES: DESCRIPTION: • Power management control suitable for notebook applications • One high precision PLL for CPU, SSC and N programming
|
Original
|
IDTCV133
100MHz
100/96MHz
96MHz/48MHz
CV133
CV133
CK410M
DOT96
|
PDF
|
CK410M
Abstract: DOT96
Text: IDTCV144 PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR COMMERCIAL TEMPERATURE RANGE PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR IDTCV144 FEATURES: DESCRIPTION: • Power management control suitable for notebook applications • One high precision PLL for CPU, SSC and N programming
|
Original
|
IDTCV144
100MHz
100/96MHz
96MHz/48MHz
CV144
CK410M
DOT96
|
PDF
|
str f 6552
Abstract: CV125 str 6552 CK410M DOT96 IDTCV125
Text: IDTCV125 PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR COMMERCIAL TEMPERATURE RANGE PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR IDTCV125 FEATURES: DESCRIPTION: • Power management control suitable for notebook applications • One high precision PLL for CPU, SSC and N programming
|
Original
|
IDTCV125
100MHz
100/96MHz
96MHz/48MHz
CV125
str f 6552
CV125
str 6552
CK410M
DOT96
IDTCV125
|
PDF
|
IDTCV140
Abstract: CK410M DOT96 CV125
Text: IDTCV140 PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR COMMERCIAL TEMPERATURE RANGE PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR IDTCV140 FEATURES: DESCRIPTION: • Power management control suitable for notebook applications • One high precision PLL for CPU, SSC and N programming
|
Original
|
IDTCV140
100MHz
100/96MHz
96MHz/48MHz
48MHz,
CV125
IDTCV140
CK410M
DOT96
CV125
|
PDF
|
30-085-3
Abstract: No abstract text available
Text: LM98725 3 Channel, 16-Bit, 81 MSPS Analog Front End with LVDS/ CMOS Output, Integrated CCD/CIS Sensor Timing Generator and SSCG General Description Features The LM98725 is a fully integrated, high performance 16-Bit, 81 MSPS signal processing solution for digital color copiers,
|
Original
|
LM98725
16-Bit,
30-085-3
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
|
PDF
|
PS 4206
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
PS 4206
|
PDF
|
A115
Abstract: C101 SN75LVDT1422
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
A115
C101
|
PDF
|
A115
Abstract: C101 SN75LVDT1422
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
A115
C101
|
PDF
|
A115
Abstract: C101 SN75LVDT1422 183T2
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
A115
C101
183T2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
|
PDF
|
A115
Abstract: C101 SN75LVDT1422
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
A115
C101
|
PDF
|
LVDT1422
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
LVDT1422
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
|
PDF
|
S-PQFP-G64 Package FOOTPRINT DATA
Abstract: No abstract text available
Text: SN75LVDT1422 www.ti.com SLLS653 – JUNE 2005 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • 10 MHz to 100 MHz Shift Clock Support 175 Mbytes/sec In TX/RX Modes Reduces Cable Size, Cost, and System EMI Bidirectional Data Communication
|
Original
|
SN75LVDT1422
SLLS653
14-BIT
100-MHz
TIA/EIA-644
64-Pin
SN75LVDT1422
S-PQFP-G64 Package FOOTPRINT DATA
|
PDF
|
DVO interface
Abstract: lcd 40 pin diagram lvds ya0m VR12 INTEL dvi to lvds lcd N7 lvds 20 pin lcd panel T3D 34 diode lvds 30 pin lcd panel notebook LCD Panel Control Signal
Text: R Intelâ 82807AA Video Controller Hub VCH Datasheet October 2000 Document Reference Number: 290690-001 82807AA VCH R Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
82807AA
DVO interface
lcd 40 pin diagram lvds
ya0m
VR12 INTEL
dvi to lvds
lcd N7
lvds 20 pin lcd panel
T3D 34 diode
lvds 30 pin lcd panel
notebook LCD Panel Control Signal
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PTN3460IBS eDP to LVDS bridge for industrial and embedded applications Rev. 1 — 10 September 2014 Product data sheet 1. General description PTN3460IBS is an embedded DisplayPort to LVDS bridge device that enables connectivity between an (embedded) DisplayPort (eDP) source and LVDS display panel.
|
Original
|
PTN3460IBS
PTN3460IBS
|
PDF
|
DS90CF363A
Abstract: DS90CF363B DS90CF363BMT DS90CF366 DS90CF563 MTD48 SN75LVDS84
Text: July 2004 DS90CF363B +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display FPD Link -65 MHz General Description The DS90CF363B transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in
|
Original
|
DS90CF363B
18-Bit
DS90CF363B
DS90CF363A
DS90CF363BMT
DS90CF366
DS90CF563
MTD48
SN75LVDS84
|
PDF
|
DS90C383A
Abstract: VGA RGB LCD control DS90CF383A DS90CF383B DS90CF383BMT DS90CF386 MTD56 SN75LVDS83
Text: July 2004 DS90CF383B +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display FPD Link-65 MHz General Description The DS90CF383B transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in
|
Original
|
DS90CF383B
24-Bit
Link-65
DS90CF383B
DS90C383A
VGA RGB LCD control
DS90CF383A
DS90CF383BMT
DS90CF386
MTD56
SN75LVDS83
|
PDF
|
2009851
Abstract: No abstract text available
Text: October 2005 DS90CF383B +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display FPD Link-65 MHz General Description The DS90CF383B transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in
|
Original
|
DS90CF383B
24-Bit
Link-65
DS90CF383B
2009851
|
PDF
|
