Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LVCMOS33 Search Results

    LVCMOS33 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    4032V

    Abstract: DS1017 LC4032V-10TN48I 4512c application LC4256V-75TN176C marking 17Z 4000B AEC-Q100 DS1020 22z2
    Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Coolest Power May 2009 C Features Data Sheet DS1020 TM • Broad Device Offering • Multiple temperature range support – Commercial: 0 to 90°C junction Tj


    Original     		PDF 000V/B/C/Z DS1020 AEC-Q100 000V/Z 400MHz nonAEC-Q100 256-ftBGA 4A-07. 4000Z 000V/B/C 4032V DS1017 LC4032V-10TN48I 4512c application LC4256V-75TN176C marking 17Z 4000B DS1020 22z2

    XC3S700A

    Abstract: xc3s200aft256 XC3S400AFT256 XC3S50A L01P L02P FG320 UG331 L05P xc3s400a ftg256
    Text: Spartan-3A FPGA Family: Data Sheet R DS529 July 10, 2007 Product Specification Module 1: Introduction and Ordering Information - DS529-1 v1.4.1 July 10, 2007 • • • • • • • Introduction Features Architectural and Configuration Overview General I/O Capabilities


    Original     		PDF DS529 DS529-1 DS529-2 DS529-3 XC3S50A XC3S200A FT256 DS529-4 XC3S700A xc3s200aft256 XC3S400AFT256 L01P L02P FG320 UG331 L05P xc3s400a ftg256

    MachXO sysIO Usage Guide

    Abstract: LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25
    Text: MachXO Family Data Sheet Version 02.3_4W February 2007 MachXO Family Data Sheet Introduction April 2006 Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL


    Original     		PDF TN1086) TN1087) TN1097) MachXO sysIO Usage Guide LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25

    Untitled

    Abstract: No abstract text available
    Text: iCE40 LP/HX Family Data Sheet DS1040 Version 02.9, April 2014 iCE40 LP/HX Family Data Sheet Introduction February 2014 Data Sheet DS1040 Features  Flexible Logic Architecture – Schmitt trigger inputs, to 200 mV typical hysteresis • Programmable pull-up mode


    Original     		PDF iCE40â DS1040 iCE40 DS1040 LP384

    Untitled

    Abstract: No abstract text available
    Text: Artix-7 FPGAs Data Sheet: DC and Switching Characteristics DS181 v1.6 April 17, 2013 Product Specification Introduction Artix -7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two VCCINT voltages, 0.9V


    Original     		PDF DS181

    Untitled

    Abstract: No abstract text available
    Text: Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics DS183 v1.18 November 26, 2013 Product Specification Introduction Virtex -7 T and XT FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance.


    Original     		PDF DS183

    UG628

    Abstract: No abstract text available
    Text: Spartan-6 FPGA Configuration User Guide UG380 v2.5 January 23, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL


    Original     		PDF UG380 UG628

    4032 k14

    Abstract: 4512c PX6A10 4256b L5591 a/4032 k14 am 4512C LC45 4064C m6 pt80
    Text: TM ispMACH 4000B/C Family 2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs December 2001 Data Sheet • Broad Device Offering Features • • • • ■ High Performance • fMAX = 350MHz maximum operating frequency • tPD = 2.5ns propagation delay


    Original     		PDF 4000B/C 350MHz 4000B) 4000C) LC4512C-5F256I LC4512C-75F256I LC4512C-10F256I TN1004) 4032 k14 4512c PX6A10 4256b L5591 a/4032 k14 am 4512C LC45 4064C m6 pt80

    lfxp2-40e

    Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
    Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1004 TN1144 TN1220. TN1143 lfxp2-40e LVCMOS25 LD48 LFXP2-17E-5FTN256C ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E

    XAPP393

    Abstract: DS090 VQ100 XC2C128 XC2C256 XC2C32 XC2C384 XC2C64 interfacing 8051 XC9500 cpld pins table
    Text: R CoolRunner-II CPLD Family DS090 v1.7 October 2, 2003 Preliminary Product Specification Features • • • • Optimized for 1.8V systems - Industry’s fastest low power CPLD - Static Icc of less than 100 microamps at all times - Densities from 32 to 512 macrocells


    Original     		PDF DS090 IEEE1149 f/wp170 XAPP393 DS090 VQ100 XC2C128 XC2C256 XC2C32 XC2C384 XC2C64 interfacing 8051 XC9500 cpld pins table

    SPARTAN-3 XC3S400 PQ208

    Abstract: SPARTAN-3 XC3S400 pq208 architecture SPARTAN-3 XC3S400 tq144 SPARTAN-3 XC3S400 Spartan-3 FPGA Family XC3S4000-FG676 SPARTAN-3 XC3S400 pin SPARTAN-3 XC3S400 architecture XC3S4000FG676 XILINX SPARTAN VQG100
    Text: 06 Spartan-3 FPGA Family: Introduction and Ordering Information R DS099-1 v1.4 January 17, 2005 Preliminary Product Specification Introduction - The Spartan -3 family of Field-Programmable Gate Arrays is specifically designed to meet the needs of high volume,


    Original     		PDF DS099-1 XC3S50CP132, XC3S2000FG456, XC3S4000FG676 DS099-1, DS099-2, DS099-3, DS099-4, DS313, DS314-1, SPARTAN-3 XC3S400 PQ208 SPARTAN-3 XC3S400 pq208 architecture SPARTAN-3 XC3S400 tq144 SPARTAN-3 XC3S400 Spartan-3 FPGA Family XC3S4000-FG676 SPARTAN-3 XC3S400 pin SPARTAN-3 XC3S400 architecture XILINX SPARTAN VQG100

    XQ5VLX110

    Abstract: XQ5VLX330T SX95T DS714 XQ5VFX130T ROCKETIO VIRTEX-5 LX110 UG190 UG191 UG195
    Text: 74 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics DS714 v2.0 December 17, 2009 Product Specification Virtex-5Q FPGA Electrical Characteristics Virtex -5Q FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-5Q FPGA


    Original     		PDF DS714 DS174, UG190, UG191, UG192, UG193, UG194, UG195, UG196, XQ5VLX110 XQ5VLX330T SX95T DS714 XQ5VFX130T ROCKETIO VIRTEX-5 LX110 UG190 UG191 UG195

    XQ4VSX55

    Abstract: xq4vlx25 XQ4VLX60-10FF668M XQ4VLX40 XQ4VFX60 xq4vlx60 XQ4VFX60-10EF672M XQ4VLX40-10FF668M XQ4VLX100 Virtex 4Q
    Text: Virtex-4Q FPGA Data Sheet: DC and Switching Characteristics R DS595 v1.6 April 27, 2010 Product Specification Virtex-4Q FPGA Electrical Characteristics Defense-grade Virtex -4Q FPGAs are available in -10 speed grade and are qualified for industrial (TJ = –40°C to +100°C),


    Original     		PDF DS595 XQ4VSX55 xq4vlx25 XQ4VLX60-10FF668M XQ4VLX40 XQ4VFX60 xq4vlx60 XQ4VFX60-10EF672M XQ4VLX40-10FF668M XQ4VLX100 Virtex 4Q

    XCF00S

    Abstract: automotive ecu automotive ecu circuit LVDSEXT-25 AEC-Q100 TS16949 VQG100 LVDSEXT25 BLVDS-25
    Text: 06 Spartan-3 Automotive XA FPGA Family: Introduction and Ordering R DS314-1 v1.0 October 18, 2004 Advance Product Specification Introduction The Xilinx Automotive (XA) Spartan -3 family of Field-Programmable Gate Arrays is specifically designed to meet the


    Original     		PDF DS314-1 AEC-Q100 DS099-1, DS099-2, DS099-3, DS099-4, XCF00S automotive ecu automotive ecu circuit LVDSEXT-25 TS16949 VQG100 LVDSEXT25 BLVDS-25

    XC3S700AN FGG484

    Abstract: XC3S400AN-FGG400 XC3S700A FGG484 xc3s200an XC3S400AN FGG400 FGG676 SPARTAN 3an XC3S50A XC3S700AN-FG484 XC3S700AN
    Text: Spartan-3AN FPGA Family Data Sheet R DS557 June 2, 2008 Module 1: Introduction and Ordering Information - DS557-1 v3.1 June 2, 2008 • • • • • • • • Introduction Features Architectural Overview Configuration Overview In-system Flash Memory Overview


    Original     		PDF DS557 DS557-1 XC3S50AN. XC3S700AN FG484 XC3S1400AN FGG676 DS557-4 XC3S700AN FGG484 XC3S400AN-FGG400 XC3S700A FGG484 xc3s200an XC3S400AN FGG400 SPARTAN 3an XC3S50A XC3S700AN-FG484

    LVDSEXT-25

    Abstract: 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.9 November 29, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		PDF DS031-2 LVCMOS33 LVCMOS25 DS031-1, DS031-3, DS031-4, DS031-2, LVDSEXT-25 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25

    LCMXO2-1200HC-4TG100C

    Abstract: LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC
    Text: MachXO2 Family Handbook HB1010 Version 01.0, November 2010 MachXO2 Family Handbook Table of Contents November 2010 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1010 LCMXO2-1200HC-4TG100C LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC

    TPE11

    Abstract: TPT20 CON6A v2 tpr4 pr48b PT13B condor E5 Condor LVCMOS15 LVCMOS25
    Text: LatticeEC Standard Evaluation Board – Revision B User’s Guide April 2007 ebug10_01.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision B User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original     		PDF ebug10 120-pin) 32-bit PVG5H503A01 TPE11 TPT20 CON6A v2 tpr4 pr48b PT13B condor E5 Condor LVCMOS15 LVCMOS25

    LVCMOS25

    Abstract: LVCMOS15 LVCMOS33 LVCMOS18 ECP2M date sheet of ninth class
    Text: LatticeECP2/M sysIO Usage Guide June 2010 Technical Note TN1102 Introduction The LatticeECP2 and LatticeECP2M™ sysIO™ buffers give the designer the ability to easily interface with other devices using advanced system I/O standards. This technical note describes the sysIO standards available and


    Original     		PDF TN1102 LVCMOS25 LVCMOS15 LVCMOS33 LVCMOS18 ECP2M date sheet of ninth class

    TN1178

    Abstract: DDR3 DIMM footprint LVCMOS15 LVCMOS25 LVCMOS33 SSTL15D k2xsc
    Text: LatticeECP3 High-Speed I/O Interface June 2010 Technical Note TN1180 Introduction LatticeECP3 devices support high-speed I/O interfaces, including Double Data Rate DDR and Single Data Rate (SDR) interfaces, using the logic built into the Programmable I/O (PIO). SDR applications capture data on one


    Original     		PDF TN1180 TN1178 DDR3 DIMM footprint LVCMOS15 LVCMOS25 LVCMOS33 SSTL15D k2xsc

    smd 100uf Cha

    Abstract: 5304 smd 8 pin ISPPAC-CLK5308S-01TN48I MBR120VLSFT1G RC0805JR-0710KL 100uF CHA ECS-3953M ic 5304 smd 8 pin SMD 100 6n cap DS1010
    Text: ispClock Family Handbook HB1006 Version 01.4, November 2009 ispClock Family Handbook Table of Contents November 2009 Handbook HB1006 Section I. ispClock Family Data Sheets ispClock5600A Family Data Sheet. 1-1


    Original     		PDF HB1006 HB1006 ispClock5600A ispClock5400D ispClock5300S AN6080 smd 100uf Cha 5304 smd 8 pin ISPPAC-CLK5308S-01TN48I MBR120VLSFT1G RC0805JR-0710KL 100uF CHA ECS-3953M ic 5304 smd 8 pin SMD 100 6n cap DS1010

    OSC4/SM

    Abstract: MDLS-20265 OPTREX C-51505 MDLS-24265 short stop 12v p18 30a rs232 converter dmx Mosfet J49 LCM-S01602 lcm-s02402 Vishay SOT23 MARKING F5
    Text: LatticeXP2 Advanced Evaluation Board User’s Guide January 2009 Revision: EB30_01.3 LatticeXP2 Advanced Evaluation Board User’s Guide Lattice Semiconductor Introduction The LatticeXP2 Advanced Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original     		PDF LatticeXP2-17 24-6R8 OSC4/SM MDLS-20265 OPTREX C-51505 MDLS-24265 short stop 12v p18 30a rs232 converter dmx Mosfet J49 LCM-S01602 lcm-s02402 Vishay SOT23 MARKING F5

    CON6A

    Abstract: K4T51163QG-HCE60 pDS4102-DL2 LVCMOS33 LVCMOS15 LVCMOS25 PB50B TPE11 PL43A FPGA48
    Text: LatticeEC Standard Evaluation Board – Revision A User’s Guide April 2007 EB07_02.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision A User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original     		PDF 120-pin) 32-bit PVG5H503A01 CON6A K4T51163QG-HCE60 pDS4102-DL2 LVCMOS33 LVCMOS15 LVCMOS25 PB50B TPE11 PL43A FPGA48

    LC4064ZE

    Abstract: BSDL Files infineon LFXP6C-3FN256I "x-ray machine" K4H560838E LC4064 LC4256ZE LFXP10C-3F256I LFxP3C-3TN144C PCI x1 express PCB dimensions artwork
    Text: LatticeXP Family Handbook HB1001 Version 03.4, September 2010 LatticeXP Family Handbook Table of Contents September 2010 Section I. LatticeXP Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1001 TN1050 TN1049 TN1082 TN1074 LC4064ZE BSDL Files infineon LFXP6C-3FN256I "x-ray machine" K4H560838E LC4064 LC4256ZE LFXP10C-3F256I LFxP3C-3TN144C PCI x1 express PCB dimensions artwork