Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LQFP-120 FOOTPRINT Search Results

    LQFP-120 FOOTPRINT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    AM79C970AVC-G Rochester Electronics LLC Rochester Manufactured 79C970, Ethernet Controller, 144 LQFP Package, Commercial Temp spec. Visit Rochester Electronics LLC Buy
    R5F513T5ADFJ#30 Renesas Electronics Corporation 32-bit Microcontrollers for Single Motor control Applications; Reduces Footprint and BOM Costs Visit Renesas Electronics Corporation
    R5F513T5ADNE#20 Renesas Electronics Corporation 32-bit Microcontrollers for Single Motor control Applications; Reduces Footprint and BOM Costs Visit Renesas Electronics Corporation
    R5F513T3ADFL#10 Renesas Electronics Corporation 32-bit Microcontrollers for Single Motor control Applications; Reduces Footprint and BOM Costs Visit Renesas Electronics Corporation
    R5F513T3ADFL#30 Renesas Electronics Corporation 32-bit Microcontrollers for Single Motor control Applications; Reduces Footprint and BOM Costs Visit Renesas Electronics Corporation

    LQFP-120 FOOTPRINT Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    LQFP-48 footprint

    Abstract: 16 bit adc AD7908 16-Lead LFCSP footprint 4 bit adc 4-bit adc AD7665
    Text: Precision ADCs Single-Channel SAR ADCs Resolution Bits Part Number Sample Rate (kSPS) Input Type Reference (V) Data Bus Interface Package Description 5000 2000 2000 1333 1250 1000 800 570 500 400 250 100 100 10,000 6000 5000 3000 2500 2000 1333 1333 1000


    Original     		64-lead 28-lead 16-lead LQFP-48 footprint 16 bit adc AD7908 16-Lead LFCSP footprint 4 bit adc 4-bit adc AD7665 PDF

    AN011

    Abstract: AN012 AN204 CS61884 CS61884-IB CS61884-IQ CS61884-IQZ power one pmp 3.24
    Text: CS61884 Octal T1/E1/J1 Line Interface Unit Features Description ‰ Industry-standard Footprint The CS61884 is a full-featured octal E1/T1/J1 short-haul LIU that supports both 1.544 Mbps or 2.048 Mbps data transmission. Each channel provides crystal-less jitter


    Original     		CS61884 CS61884 MS022 DS485F1 AN011 AN012 AN204 CS61884-IB CS61884-IQ CS61884-IQZ power one pmp 3.24 PDF

    DS485

    Abstract: AN011 AN012 AN034 AN204 CS61884 CS61884-IB CS61884-IQ Digital TV transmitter receivers block diagram
    Text: CS61884 Octal T1/E1/J1 Line Interface Unit Features Description Industry Standard Footprint The CS61884 is a full-featured Octal E1/T1/J1 shorthaul LIU that supports both 1.544 Mbps or 2.048 Mbps data transmission. Each channel provides crystal-less jitter attenuation that complies with the most stringent


    Original     		CS61884 CS61884 MS022 DS485PP4 DS485 AN011 AN012 AN034 AN204 CS61884-IB CS61884-IQ Digital TV transmitter receivers block diagram PDF

    cs494003

    Abstract: THx 208 cs493264 PA60EU cs495102 pa78dk pa86eu how to use cs5463 CS496122 PA75CC
    Text: 2009 1 Audio Components 13 Industrial Components 24 Communication Components 27 Processors 30 Product Number Index Product Summary Copyright 2009 Cirrus Logic, Inc. All rights reserved Printed in the USA Cirrus Logic, Inc. and its subsidiaries “Cirrus” believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided ‘as is’ without


    Original     		SL71FJ cs494003 THx 208 cs493264 PA60EU cs495102 pa78dk pa86eu how to use cs5463 CS496122 PA75CC PDF

    AD7908

    Abstract: ad7793 example code AD7665
    Text: Precision ADCs www.analog.com/ADCs Contents Single Channel, 8-Bit to 12-Bit Resolution ADCs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Multichannel, SPI and I2C, 8-Bit to 12-Bit Resolution ADCs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4


    Original     		12-Bit 18-Bit BR08696-0-6/11 AD7908 ad7793 example code AD7665 PDF

    AC C0A

    Abstract: No abstract text available
    Text: MC10EP131, MC100EP131 3.3V / 5V ECL Quad D Flip−Flop with Set, Reset, and Differential Clock Description The MC10/100EP131 is a Quad Master−slaved D flip−flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables.


    Original     		MC10EP131, MC100EP131 MC10/100EP131 EP131 MC10EP131/D AC C0A PDF

    E131

    Abstract: MC100EP131 MC10EP131 QFN32 QFN32* socket
    Text: MC10EP131, MC100EP131 3.3V / 5V ECL Quad D Flip−Flop with Set, Reset, and Differential Clock Description The MC10/100EP131 is a Quad Master−slaved D flip−flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables.


    Original     		MC10EP131, MC100EP131 MC10/100EP131 EP131 MC10EP131/D E131 MC100EP131 MC10EP131 QFN32 QFN32* socket PDF

    T flip flop IC

    Abstract: LQFP-32 footprint QFN-32 footprint LQFP Package tray MC10EP131-D QFN PACKAGE thermal resistance qfn32 REEL LQFP-32 E131 MC100EP131
    Text: MC10EP131, MC100EP131 3.3V / 5V ECL Quad D Flip−Flop with Set, Reset, and Differential Clock Description The MC10/100EP131 is a Quad Master−slaved D flip−flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables.


    Original     		MC10EP131, MC100EP131 MC10/100EP131 EP131 MC10EP131/D T flip flop IC LQFP-32 footprint QFN-32 footprint LQFP Package tray MC10EP131-D QFN PACKAGE thermal resistance qfn32 REEL LQFP-32 E131 MC100EP131 PDF

    an 7591 power amp

    Abstract: an 7591 integrated audio amplifier circuits ak7732 AK8973 AK4568 an 7591 AK4399 AK4389 AK7748 ew-750b
    Text: The world’s premier supplier of digital audio converter IC’s 2009 Product Guide Analog and Mixed Signal Products • Audio • Video • Communications • Consumer Audio ADC Audio DAC Audio DSP Audio CODEC S/PDIF Rx/Tx A/V Interface A/V Amplifiers Clock Generators


    Original     		PDF

    SPI NAND FLASH samsung k9

    Abstract: uP8051 8051 mp3 player circuit diagram toshiba pendrive controller chip MMC spi multi block read 8051 using vga camera w9920 samsung K9 flash VDDA33T1 mp3 player circuit diagram with 8051
    Text: W99888 Data Sheet WINBOND USB2.0 MULTIMEDIA CONTROLLER -I- Publication Release Date: April 13, 2005 Revision 1.03 W99888 Revision History REVISION DATE 1.02 Dec. 8, 2004 1.03 April 13, 2005 DESCRIPTION Initial Issued Add Important Notice as Disclaimer Clause


    Original     		W99888 W99888 SPI NAND FLASH samsung k9 uP8051 8051 mp3 player circuit diagram toshiba pendrive controller chip MMC spi multi block read 8051 using vga camera w9920 samsung K9 flash VDDA33T1 mp3 player circuit diagram with 8051 PDF

    JEDEC qfn tray 5x5

    Abstract: tray QFN 5x5 QFN tray 5x5
    Text: MC100EPT622 3.3V LVTTL/LVCMOS to LVPECL Translator Description The MC100EPT622 is a 10−Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL Positive ECL levels are used only +3.3 V and ground are required. The device has an OR−ed enable input which


    Original     		MC100EPT622 10-Bit MC100EPT622/D JEDEC qfn tray 5x5 tray QFN 5x5 QFN tray 5x5 PDF

    MC100LVEP111

    Abstract: LVEP111 MC100 MC100EP111 QFN32 LQFP32 footprint lqfp-32 footprint layout MC100LVEP111FARG M100LVEP111FATW M100LVEP111FATWG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D MC100 MC100EP111 QFN32 LQFP32 footprint lqfp-32 footprint layout MC100LVEP111FARG M100LVEP111FATW M100LVEP111FATWG PDF

    Untitled

    Abstract: No abstract text available
    Text: MC100EPT622 3.3V LVTTL/LVCMOS to LVPECL Translator Description The MC100EPT622 is a 10−Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL Positive ECL levels are used only +3.3 V and ground are required. The device has an OR−ed enable input which


    Original     		MC100EPT622 MC100EPT622 MC100 EPT622 MC100EPT622/D PDF

    LQFP-32 footprint

    Abstract: MC100LVEP111 LVEP111 MC100 MC100EP111 QFN32 QFN-32 footprint WG85 lqfp-32 footprint layout MC100LVEP111FARG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D LQFP-32 footprint MC100 MC100EP111 QFN32 QFN-32 footprint WG85 lqfp-32 footprint layout MC100LVEP111FARG PDF

    MC100LVEP111

    Abstract: No abstract text available
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 MC100LVEP111 LVEP111 MC100LVEP111/D PDF

    Untitled

    Abstract: No abstract text available
    Text: LSI CSP • CSP Chip Size Package •CSP The FBGA (commonly known as CSP) has an area array terminal structure with solder balls on the bottom, to give it a near chip-size footprint. This high-density, compact and low-profile package technology will greatly help in the design of compact mobile equipment, such as mobile phones and


    Original     		PDF

    lqfp-32 footprint layout

    Abstract: MC100LVEP111MNG MC100LVEP111 AN1568 MC100LVEP111FARG M100LVEP111FATW M100LVEP111FATWG MC100LVEP111MNRG MC100LVEP111FAG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D lqfp-32 footprint layout MC100LVEP111MNG AN1568 MC100LVEP111FARG M100LVEP111FATW M100LVEP111FATWG MC100LVEP111MNRG MC100LVEP111FAG PDF

    smd code marking 56 sot23-6

    Abstract: marking code 604 SOT23-6 PD-1503 smd zG sot 23 smd marking sot23 W16 ic SMD MARKING CODE ad 5.9 ic ap 2068 PD2029 SMD MARKING ed sot23-5 MARKING CODE SMD IC sot23-5
    Text: PACKAGING Package Information Packaging & Ordering Packaging Solutions for Modern Electronic Design In addition to standard legacy packaging, Pericom leads the industry in smaller, more advanced packaging profiles and footprints for today’s designers. Our offerings include very small packages,


    Original     		PI3USB412 PI74STX1GU04A PI3USBA03 PI74STX2G04 PI3USBA201 PI74STX2G14 PI5A121 PI74STX2G4245 PI5A122 smd code marking 56 sot23-6 marking code 604 SOT23-6 PD-1503 smd zG sot 23 smd marking sot23 W16 ic SMD MARKING CODE ad 5.9 ic ap 2068 PD2029 SMD MARKING ed sot23-5 MARKING CODE SMD IC sot23-5 PDF

    QFN-32 footprint

    Abstract: MC100LVEP111 qfn32 tray MC100LVEP111FAR2 MC100LVEP111FARG MC100LVEP111MNG MC100LVEP111MNRG LVEP111 MC100LVEP111FA MC100LVEP111FAG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D QFN-32 footprint qfn32 tray MC100LVEP111FAR2 MC100LVEP111FARG MC100LVEP111MNG MC100LVEP111MNRG MC100LVEP111FA MC100LVEP111FAG PDF

    PIN CONFIGURATION IC 555

    Abstract: LQFP-32 footprint QFN-32 footprint lqfp-32 footprint layout LVEP111 MC100 MC100EP111 MC100LVEP111 QFN32 MC100LVEP111FARG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D PIN CONFIGURATION IC 555 LQFP-32 footprint QFN-32 footprint lqfp-32 footprint layout MC100 MC100EP111 QFN32 MC100LVEP111FARG PDF

    MC100LVEP111

    Abstract: lqfp-32 footprint layout MC100LVEP111FAR2 MC100LVEP111FARG MC100LVEP111MNG MC100LVEP111MNRG LVEP111 MC100LVEP111FA MC100LVEP111FAG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D lqfp-32 footprint layout MC100LVEP111FAR2 MC100LVEP111FARG MC100LVEP111MNG MC100LVEP111MNRG MC100LVEP111FA MC100LVEP111FAG PDF

    SA306AH

    Abstract: sa57ahu
    Text: Audio Energy Industrial Apex Precision Power Communication Product Number Index 02 14 18 22 28 30 Product Summary 2012 Cirrus Logic Product Summary First choice in high-precision analog + digital signal processing components for the audio + energy markets.


    Original     		VRE305 VRE3050 VRE306 VRE310 VRE410 SA306AH sa57ahu PDF

    QFN-32 footprint

    Abstract: MC100LVEP111 qfn32 REEL AN1406 LVEP111 MC100 MC100EP111 QFN32 MC100LVEP111FARG MC100LVEP111MNG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D QFN-32 footprint qfn32 REEL AN1406 MC100 MC100EP111 QFN32 MC100LVEP111FARG MC100LVEP111MNG PDF

    MC100LVEP111

    Abstract: lqfp-32 footprint layout MC100LVEP111FARG M100LVEP111FATW M100LVEP111FATWG MC100LVEP111MNG MC100LVEP111MNRG
    Text: MC100LVEP111 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP111 is a low skew 1−to−10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or


    Original     		MC100LVEP111 1-to-10 LVEP111 MC100LVEP111/D lqfp-32 footprint layout MC100LVEP111FARG M100LVEP111FATW M100LVEP111FATWG MC100LVEP111MNG MC100LVEP111MNRG PDF