lifo
Abstract: "lifo stack" CFS1010B
Text: CFSIOIOB CFSIOIOB LIFO GENERAL DESCRIPTION: 17 X 4 LIFO CFSIOIOB is a 17 x 4 LIFO which can be used as a stack with built-in stack pointer. When the LIFO is full, FULLN goes LOW. Any further push onto a full stack overwrites data at the top of the stack. When the stack is empty, EMPTYN goes LOW.
|
OCR Scan
|
CFS1010B
17-word
lifo
"lifo stack"
|
PDF
|
LIFO
Abstract: 8X310 ex355 8X305 N8X355F N8X355N lifo stack UFO Systems
Text: Signetics 8X355 LIFO Stack Memory 32 X 8 Product Specification M icroprocessor Products DESCRIPTION The 8X355 Last In/First Out (LIFO) stack memory is designed for use with the 8X305 Microcontroller; however, it can be easily adapted to other micropro
|
OCR Scan
|
8X355
8X355
8X305
32-byte
8X35S
LIFO
8X310
ex355
N8X355F
N8X355N
lifo stack
UFO Systems
|
PDF
|
lifo
Abstract: n8x355n UFO Systems 8X355
Text: 8X355 Signetics LIFO Stack Memory 32 X 8 Product Specification Microprocessor Products DESCRIPTION The 8X355 Last In/First Out (LIFO) stack memory is designed for use with the 8X305 Microcontroller; however, it can be easily adapted to other micropro cessor-based systems. The 32-byte
|
OCR Scan
|
8X355
8X355
8X305
32-byte
lifo
n8x355n
UFO Systems
|
PDF
|
CFS1030A
Abstract: LIFO lifo stack 16 bit
Text: CFS1030A CFS1030A LIFO GENERAL DESCRIPTION: 9 X 1 2 LIFO CFS1030A is a 12-bit wide last-in-first-out circuit which can be used as a stack with built-in stack pointer. The data is allowed to be written onto the top of the stack during the next clock cycle following
|
OCR Scan
|
CFS1030A
CFS1030A
12-bit
LIFO
lifo stack 16 bit
|
PDF
|
lifo
Abstract: D919
Text: CFSIOOOA CFSIOOOA CFSIOOOA 5-by-12 LIFO Last-In First-Out Circuit FEATURES: *5-word deep ♦Full signal warning »synchronous clear DESCRIPTION: CFSIOOOA is a 12-bit wide LIFO (Last-In First-Out) circuit which can be used as a stack with a builtin stack pointer.
|
OCR Scan
|
5-by-12
12-bit
lifo
D919
|
PDF
|
LIFO
Abstract: SP2 357
Text: CFSIOOOC LIFO CFSIOOOC GENERAL DESCRIPTION: 5 X 12 LIFO CFSIOOOC is a 12-bit wide last-in-first-out circuit which can be used as a stack with built-in stack pointer. The data is allowed to be written onto the top of the stack during the next clock cycle following
|
OCR Scan
|
12-bit
LIFO
SP2 357
|
PDF
|
lifo stack 16 bit
Abstract: CFS1020B
Text: CFS1020B CFS1020B LIFO GENERAL D ESC R IPTIO N : 5 X 16 LIFO CFS1020B is a 16-bit wide last-in-first-out circuit which can be used as a stack with built-in stack pointer. The data is allowed to be written onto the top of the stack during the next clock cycle following
|
OCR Scan
|
CFS1020B
CFS1020B
16-bit
lifo stack 16 bit
|
PDF
|
D4515
Abstract: d4518bc 74c920 74C929 4031B JRC 4069UBF D4518 74ls247 fairchild linear integrated circuits 74c14
Text: o #1 ’ FAIRCHILD 4 6 4 Ellis S tre e t, M o u n ta in V ie w , C a lifo rn ia 9 4 0 4 2 ‘ 1977 F a irch ild C am era and In stru m e n t C o rp o ra tio n /4 6 4 E llis S treet. M o u n ta in View. C a lifo rn ia 94042 / 4 15 9 6 2-5 0 1 1/TW X 910-3
|
OCR Scan
|
24-Pin
D4515
d4518bc
74c920
74C929
4031B JRC
4069UBF
D4518
74ls247
fairchild linear integrated circuits
74c14
|
PDF
|
8X310
Abstract: No abstract text available
Text: Signetics 8X310 Interrupt C ontrol C o p ro ce sso r Product Specification Military C ustom er S p e cific P roducts FEATU RES • Three prioritized interrupts • Subroutine handling capabilities • 4-level LIFO stack for return address storage • Interrupt masking by software and
|
OCR Scan
|
8X310
8X305
22-Lead
T-90-20
14-Pin
16-Pin
8X310
|
PDF
|
CG4100
Abstract: S 5018
Text: STANDARD MICROSYSTEMS SR 5017 SR 5018 rnrm rTinri Quad Static Shift Right/Shift Left Shift Register Last In First Out Buffer LIFO FEATURES □ COMPLAMOS N-Channel Silicon Gate Technology. □ Quad 81 bit or Quad 133 bit □ Directly Compatible with T2L, MOS
|
OCR Scan
|
16-pin
CG4100
S 5018
|
PDF
|
lifo
Abstract: No abstract text available
Text: STANDARD MICROSYSTEMS SR 5017 SR 5018 mrmrmnri Quad Static Shift Right/Shift Left Shift Register Last In First Out Buffer LIFO FEATURES □ COMPLAMOS N-Channel Silicon Gate Technology. □ Quad 81 bit or Quad 133 bit □ Directly Compatible with T2L, MOS
|
OCR Scan
|
16-pin
lifo
|
PDF
|
8X310
Abstract: lifo stack lifo 8X305
Text: Signetics 8X310 Interrupt Control Coprocessor Product Specification Military Customer Specific Products FEATURES • Th re e prio ritize d In terrupts • S u b ro u tin e hand lin g c a p a b ilitie s • 4-level LIFO stac k fo r return a d d re s s sto rag e
|
OCR Scan
|
8X310
8X310
lifo stack
lifo
8X305
|
PDF
|
csb 400 P
Abstract: WD1510 WD1510-00 WD1510-01 WD1510-02
Text: LIFO/FIFO Buffer Register WD1510-00,-01,-02 FEATURES • Word length selectable: 128 or 132 • 9 bit word width • DC to 650 KHz -00 , 1 MHz (-01), l j MHz (-02) • Empty and full flags • Three-state data lines • 5-volt only • No external clocks required
|
OCR Scan
|
WD1510-00
WD1511
enabledta-25Â
1-800-NET
csb 400 P
WD1510
WD1510-01
WD1510-02
|
PDF
|
LIFO
Abstract: No abstract text available
Text: 'standard 8 !— - ibD D |û5t.4hâh □ □ □ 477ö microsystems _ . 1 1 1 1 u> r u \ u ¡vi Io h ü o Y ù I t M 5 96D 0 4 7 7 8 D T - S b '3 5 SR 5017 SR5018 Quad Static Shift Right/Shift Left Shift Register Last In First Out Buffer LIFO FEATURES
|
OCR Scan
|
SR5018
16-pin
B--05
LIFO
|
PDF
|
|
|
LIFO
Abstract: WD1510 WD1511 417-834 MI132 WD1510-00 WD1510-01 WD1510-02 cs-550 is
Text: LIFO/FIFO Buffer Register WD1510-00,-01,-02 OPERATION The WDlSlOcontains a 132 x 9 buffer which may be programmed for 128 x 9 operation. Setting the 128/132 pin to a Logic 0, enables the EMPTY and FULL lines to be activated when 128 bytes are read or written. When the 128/132 line is set to a Logic 1
|
OCR Scan
|
WD1510-00
WD1511
128x9
1-800-NET
LIFO
WD1510
417-834
MI132
WD1510-01
WD1510-02
cs-550 is
|
PDF
|
rts 5801
Abstract: No abstract text available
Text: HARDENING POWER SUPPLIES TO LINE VOLTAGE TRANSIENTS by Bill Roehr O r ig in a lly p r e s e n te d a t th e P o w e r E le c tr o n ic s D e s ig n C o n fe r e n c e , O c to b e r , 1985, A n a h e im , C a lifo r n ia A ls o p u b lis h e d in P o w e r C o n v e r s io n & In t e llig e n t M o tio n , J u n e , 1986
|
OCR Scan
|
|
PDF
|
lifo
Abstract: No abstract text available
Text: GFSIOOOA GFSIOOOA GFSIÛOOA 5 X 12 LAST-IN FIRST-OUT CIRCUIT GENERAL DESCRIPTION: THE GFSIOOOA IS A 12-BIT WIDE LAST-IN FIRST-OUT CIRCUIT WHICH CAN BE USED AS A STACK WITH A BUILT-IN STACK POINTER. ALL REGISTERS ARE POSITIVE EDGE-TRIGGERED. SEE PAGE 2 OF 3 FOR A BRIEF FUNCTIONAL DESCRIPTION AND TRUTH TABLE.
|
OCR Scan
|
12-BIT
LL7000
LSA2000
D11/D10/D9
lifo
|
PDF
|
lifo stack
Abstract: AM2932DMB lifo AM2932DC AM2932DM D-20 AM2932
Text: Am2932 Program Control Unit/Push-Pop Stack DISTINCTIVE CHARACTIERISTICS GENERAL DESCRIPTION • Powerful, 4-bit slice address controller fo r memories Useful w ith both main memory and microprogram memory Expandable to generate any address length • Executes 16 instructions
|
OCR Scan
|
Am2932
AM2932PC
AM2932DC
AM2932DC-B
AM2932DM
AM2932DMB
AM2932FM
AM2932FMB
AM2932XC
AM2932XM
lifo stack
lifo
D-20
|
PDF
|
a684 603
Abstract: MC68HC05T3 A302 w3 IGO tv circuit diagram FND 509 fnd 503 7-segment AN446 MCM2814 bra 92 1318 CD0000 uoc top 80 pin tv
Text: Order this document as AN448/D MOTOROLA SEM ICO N D U CTO R APPLICATION NOTE AN448 "FLOF" Teletext using M6805 Microcontrollers By Peter Topping MCU Applications Motorola Ltd, East Kilbride 1. INTRODUCTION The "T" members of the MC68HC05 family of MCUs provide a convenient and cost effective method of adding
|
OCR Scan
|
AN448/D
AN448
M6805
MC68HC05
64-character
16-bit
MC68HC05T7
56-pin
a684 603
MC68HC05T3
A302 w3
IGO tv circuit diagram
FND 509
fnd 503 7-segment
AN446 MCM2814
bra 92 1318
CD0000
uoc top 80 pin tv
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Am2932 Am2932 Program Control Unit/Push-Pop Stack DISTINCTIVE CHARACTERISTICS Powerful, 4-bit sNce address controller for memories Eight relative address instructions Useful with both main memory and microprogram mem ory Expandable to generate any address length
|
OCR Scan
|
Am2932
400mA
Am2902A
Am2904
Am2920
Am2922
03641B
|
PDF
|
lifo stack
Abstract: 6939C
Text: zeezuiv Am2932 Program Control Unit/Push-Pop Stack DISTINCTIVE CHARACTERISTICS Powerful, 4-blt slice address controller for memories Useful with both main memory and microprogram mem ory Expandable to generate any address length Executes 16 instructions
|
OCR Scan
|
Am2932
Am2932
Am2902A
Am2904
Am2920
Am2922
lifo stack
6939C
|
PDF
|
lifo stack
Abstract: pin diagram of full adder using Multiplexer IC pinout AM2 AMD D-20 20-PIN CERDIP 4560d
Text: Am2932 Am 2932 Program Control Unit/Push-Pop Stack DISTINCTIVE CHARACTERISTICS Eight relative address instructions Including Jum p relative and Jum p-to-Subroutine rela tive S eventeen-level pu sh /po p stack On-chip storage o f subroutine return addresses
|
OCR Scan
|
Am2932
Am2902A
Am2904
Am2920
Am2922
03641B
lifo stack
pin diagram of full adder using Multiplexer IC
pinout AM2 AMD
D-20
20-PIN CERDIP
4560d
|
PDF
|
amd am2 pinout
Abstract: FPLR cable pin diagram of full adder using Multiplexer IC FPLR pinout AM2 AMD AM2932 D-20 4560d 20-PIN CERDIP i3081
Text: Am2932 Am 2932 Program Control Unit/Push-Pop Stack DISTINCTIVE CHARACTERISTICS Eight relative address instructions Including Jum p relative and Jum p-to-Subroutine rela tive S eventeen-level pu sh /po p stack On-chip storage o f subroutine return addresses
|
OCR Scan
|
Am2932
Am2932
Am2902A
Am2904
Am2920
Am2922
03641B
amd am2 pinout
FPLR cable
pin diagram of full adder using Multiplexer IC
FPLR
pinout AM2 AMD
D-20
4560d
20-PIN CERDIP
i3081
|
PDF
|
68300-series
Abstract: motorola 68020 instruction set 68EC000 68HC16 MCF5307 68060 lifo Tricore Hitachi DSA00357 motorola 68060
Text: MICROPROCESSOR T H E I N S I D E R S ’ G U I D E T O M I C R O P R O C E S S O R VOLUME 12, NUMBER 14 OCTOBER 26, 1998 REPORT H A R D W A R E ColdFire Doubles Performance With v4 Changes to Core Design, Clock Speed Accelerate Motorola’s Midrange CPU Version 4 Adds New Instructions
|
Original
|
|
PDF
|
