LA 76938 Search Results

LA 76938 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Y446 Abstract: Y443 y441 POP-12 B1 Y447 Y442 Text: POP-12 Device OC-12 SONET/SDH Path Overhead Processor, Retimer, and Cross Connect TXC-06603 DATA SHEET PRODUCT PREVIEW DESCRIPTION • Path overhead POH processing for up to 12 x STS-1 SPEs or 4 x VC-4/STS-3c SPEs • 4 Tx and 4 Rx Pointer Tracking State Machines	Original	POP-12TM OC-12 TXC-06603 TXC-06603-MB Y446 Y443 y441 POP-12 B1 Y447 Y442	PDF
y442 Abstract: B1 Y447 y441 transistor Y447 y648-y68F h1h2 Y648 GR-253 PHAST-12E TXC-06212 Text: POP-12 Device OC-12 SONET/SDH Path Overhead Processor, Retimer, and Cross Connect TXC-06603 DATA SHEET DESCRIPTION • Path overhead POH processing for up to 12 x STS-1 SPEs or 4 x VC-4/STS-3c SPEs • 4 Tx and 4 Rx Pointer Tracking State Machines (PTSM). Each performs pointer tracking of up to	Original	POP-12TM OC-12 TXC-06603 TXC-06603-MB, y442 B1 Y447 y441 transistor Y447 y648-y68F h1h2 Y648 GR-253 PHAST-12E TXC-06212	PDF
Untitled Abstract: No abstract text available Text: POP-12 Device OC-12 SONET/SDH Path Overhead Processor, Retimer, and Cross Connect TXC-06603 DATA SHEET DESCRIPTION • Path overhead POH processing for up to 12 x STS-1 SPEs or 4 x VC-4/STS-3c SPEs • 4 Tx and 4 Rx Pointer Tracking State Machines (PTSM). Each performs pointer tracking of up to	Original	POP-12TM OC-12 TXC-06603 TXC-06603-MB	PDF
0.18-um CMOS technology length and width Abstract: la 76938 TSMC 0.18 um CMOS library Jmpdma bidirectional shift register vhdl IEEE format 0.18-um CMOS technology characteristics tsmc cmos 0.18 um TSMC cmos 0.18um standard library TSMC cmos 0.18um 0.18-um SRAM Text: VariCore Embedded Programmable Gate Array Core EPGA™ 0.18µm Family Purpose VariCore™ IP blocks are embedded, reprogrammable “soft hardware” cores designed for use in ASIC and ASSP SoC applications. The first commercially available VariCore	Original		PDF
TSMC 0.18 um CMOS Abstract: 0.18-um CMOS technology characteristics Text: VariCore Embedded Programmable Gate Array Core EPGA™ 0.18 µm Family Purpose VariCore™ IP blocks are embedded, reprogrammable “soft hardware” cores designed for use in ASIC and ASSP SoC applications. The first commercially available VariCore	Original		PDF
tag 8852 Abstract: 9N1J1 ncp 6131 relay 12 volts ras 1210 gigamux 27976 TSF 1303 SD1A01 vtxp12 VTXP-12 Text: EtherMap-12 Device Ethernet Into STS-12/STM-4 SONET/SDH Mapper TXC-04212 DATA SHEET PRELIMINARY TXC-04212-MB, Ed. 6 July 2005 DESCRIPTION: The EtherMap-12 is an OC-12 multi-protocol SONET/SDH Ethernet mapper optimized for WAN transport using high and low order contiguous and virtual concatenation with differential delay compensation and LCAS	Original	EtherMap-12 STS-12/STM-4 TXC-04212 TXC-04212-MB, OC-12 tag 8852 9N1J1 ncp 6131 relay 12 volts ras 1210 gigamux 27976 TSF 1303 SD1A01 vtxp12 VTXP-12	PDF