Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    JEDEC LPDDR Search Results

    JEDEC LPDDR Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMP139AIYAHR Texas Instruments JEDEC DDR5 temperature sensor with 0.5 °C accuracy 6-DSBGA -40 to 125 Visit Texas Instruments Buy
    SN74SSQEA32882ZALR Texas Instruments JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments Buy
    SN74SSQE32882ZALR Texas Instruments JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments
    SN74SSQEB32882ZALR Texas Instruments JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments Buy
    SN74SSQEC32882ZALR Texas Instruments JEDEC SSTE32882 Compliant Low Power 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments Buy

    JEDEC LPDDR Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    MICRON mcp

    Abstract: MT29C1 micron 137-ball
    Text: Specifications Data Sheets Pa11 Status Code: Production ~ Data sheet: 137b 10.5 x NAND Density: 1Gb Wi<nh: x8 LPDDR Density: LPSOR Density: 512Mb 13.0mm MCP NAND • LPSDR JEDEC J49J ~ Rev. Date: 0512011, File Size: 3.26 MB Seconda1y Wi<nh: x32 RoHS: Yes vonage: 1. 7V-1.9V


    Original     		PDF 512Mb 137-ball MT29C1 G12MAACAFAK0-6 MICRON mcp micron 137-ball

    BD353

    Abstract: No abstract text available
    Text: Datasheet 1.0V to 5.5V, 1A 1ch Termination Regulators for DDR-SDRAMs BD3533F BD3533FVM BD3533HFN General Description Key Specifications     BD3533 is a termination regulator that complies with JEDEC requirements for DDR-SDRAM. This linear power


    Original     		PDF BD3533F BD3533FVM BD3533HFN BD3533 BD353

    Untitled

    Abstract: No abstract text available
    Text: Datasheet 1.0V to 5.5V, 1A 1ch Termination Regulator for DDR-SDRAMs BD35390FJ Key Specifications General Description          BD35390FJ is a termination regulator that complies with JEDEC requirements for DDR1/2/3-SDRAM. This linear


    Original     		PDF BD35390FJ BD35390FJ

    Untitled

    Abstract: No abstract text available
    Text: Datasheet 1.0V to 5.5V, 1A 1ch Termination Regulators for DDR-SDRAMs BD3539FVM BD3539NUX General Description Key Specifications          BD3539 is a termination regulator that complies with JEDEC requirements for DDR1-SDRAM, DDR2-SDRAM, and DDR3-SDRAM. This linear power


    Original     		PDF BD3539FVM BD3539NUX BD3539

    ddr ram repair

    Abstract: JESD79E JESD209 JESD209A DDR1 Ram Jedec JESD209 E2678A DDR 2 RAM REPAIR DSA91304A N5426A
    Text: Agilent U7233A DDR1 Compliance Test Application with LPDDR and mobile-DDR Support for Infiniium Series Oscilloscopes Data Sheet Test, debug and characterize your DDR1 designs quickly and easily The Agilent Technologies U7233A DDR1 compliance test application


    Original     		PDF U7233A U7233A JESD79E JESD209A application1571 5989-7366EN ddr ram repair JESD209 DDR1 Ram Jedec JESD209 E2678A DDR 2 RAM REPAIR DSA91304A N5426A

    ddr2 ram repair

    Abstract: lpddr2 lpddr2 datasheet JESD209 Jedec JESD209 JESD208 intel lpddr2 JESD209-2 ddr ram repair JESD*208
    Text: Agilent Technologies N5413B DDR2 and LPDDR2 Compliance Test Application for Infiniium 9000 and 90000 Series Oscilloscope Data Sheet Test, debug and characterize your DDR2 and LPDDR2 designs quickly and easily The Agilent Technologies N5413B DDR2 and LPDDR2 compliance test


    Original     		PDF N5413B N5413B JESD79-2E JESD208 DDR2-1066 JESD2092 5989-3195EN ddr2 ram repair lpddr2 lpddr2 datasheet JESD209 Jedec JESD209 JESD208 intel lpddr2 JESD209-2 ddr ram repair JESD*208

    Untitled

    Abstract: No abstract text available
    Text: Agilent Technologies N5413B DDR2 and LPDDR2 Compliance Test Application for Infiniium 9000 and 90000 Series Oscilloscope Data Sheet Test, debug and characterize your DDR2 and LPDDR2 designs quickly and easily The Agilent Technologies N5413B DDR2 and LPDDR2 compliance test


    Original     		PDF N5413B N5413B JESD79-2E JESD208 DDR2-1066 JESD2092 5989-3195EN

    Untitled

    Abstract: No abstract text available
    Text: Agilent U7231B DDR3 and LPDDR3 Compliance Test Application for Infiniium Series Oscilloscopes Datasheet Test, debug and characterize your DDR3 and LPDDR3 designs quickly and easily The Agilent Technologies U7231B DDR3 and LPDDR3 compliance test application provides a fast and easy


    Original     		PDF U7231B U7231B JESD79-3E JESD79-3-1 5990-9885EN

    1GB-x16

    Abstract: JESD209B modelsim 6.3f LCMXO2-4000HC lpddr MT46H64M16LF LCMXO2-7000HC CODE VHDL TO LPC BUS INTERFACE LCMXO2-4000 LCMXO2-2000
    Text: MachXO2 LPDDR SDRAM Controller IP Core User’s Guide November 2010 IPUG92_01.0 Table of Contents Chapter 1. Introduction . 4 Introduction . 4


    Original     		PDF IPUG92 LCMXO2-2000HC-6BG256CES 1GB-x16 JESD209B modelsim 6.3f LCMXO2-4000HC lpddr MT46H64M16LF LCMXO2-7000HC CODE VHDL TO LPC BUS INTERFACE LCMXO2-4000 LCMXO2-2000

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 LPDDR SDRAM Controller IP Core User’s Guide October 2012 IPUG92_01.2 Table of Contents Chapter 1. Introduction . 4 Introduction . 4


    Original     		PDF IPUG92 LCMXO2-7000HE-6BG256C

    mt29C2G24MAAAA

    Abstract: MT29C2G24MAAAAHAM0-5
    Text: Specifications Data Sheets Pa11 Status Code: Production NAND Density: 2Gb ~ Data sheet: 130-ball 8mm x Wi<nh: x8 LPDDR Density: 1Gb LPSOR Density: Seconda1y Wi<nh: x16 9mm NAND • LPDDR MCP J41l Q Rev. Date: 0112011, File Size: 4.11 MB RoHS: Yes vonage: 1. 7V-1.9V


    Original     		PDF 130-ball MT29C2G24MAAAAHAM0-5 mt29C2G24MAAAA

    G2986

    Abstract: No abstract text available
    Text: G2986 Global Mixed-mode Technology LPDDR2/LPDDR3 Termination Regulator Features „ „ „ „ „ „ „ „ „ „ „ „ „ General Description Support 1.2V LPDDR2/LPDDR3 and DDR IIIL 0.675VTT Requirements Input Voltage Range: 3V to 5.5V VLDOIN Voltage Range: 1.2V to 3.6V


    Original     		PDF G2986 675VTT) TDFN2X2-10 G2986 G2986K21U G2986K21D TDFN2X2-10 2X2-10

    MT29C2G24MAABAKAMO-S

    Abstract: 130ball mcp MT29C micron lpddr Micron mcp MT29C2G 2gb nand mcp
    Text: Specifications Data Sheets Pa11 Status Code: Production NAND Density: 2Gb Wi<nh: X16 LPDDR Density: 1Gb LPSOR Density: Seconda1y Wi<nh: x32 ~ Data sheet: 130-ball 8mm x 9mm NAND • LPDDR MCP J41l Q Rev. Date: 0112011, File Size: 4.11 MB RoHS: Yes vonage: 1. 7V-1.9V


    Original     		PDF 130-ball MT29C2G24MAABAKAMO-S 130ball mcp MT29C micron lpddr Micron mcp MT29C2G 2gb nand mcp

    130ball mcp

    Abstract: MCP NAND MT29C1 MCP LPDDR 1Gb 512Mb MCP 1Gb 512Mb 130 MT29C
    Text: Specifications Data Sheets Pa11 Status Code: Production ~ Data sheet: 130-ball 8 x NAND Density: 1Gb Wi<nh: x8 LPDDR Density: 512Mb LPSOR Density: 9mm NAND • LPDDR MCP J49K ~ Rev. Date: 0112011, File Size: 3.87 MB Seconda1y Wi<nh: x32 RoHS: Yes vonage: 1. 7V-1.9V


    Original     		PDF 512Mb 130-ball MT29C1 G12MAAOYAMO-S 130ball mcp MCP NAND MCP LPDDR 1Gb 512Mb MCP 1Gb 512Mb 130 MT29C

    free circuit diagram of motherboard

    Abstract: No abstract text available
    Text: NCP51145 Product Preview DDR 1.8 Amp Source / Sink VTT Termination Regulator The NCP51145 is a linear regulator designed to supply a regulated VTT termination voltage for DDR−II, DDR−III, LPDDR−III and DDR−IV memory applications. The regulator is capable of actively


    Original     		PDF NCP51145 NCP51145 NCP51145/D free circuit diagram of motherboard

    gk 7031

    Abstract: No abstract text available
    Text: W2637A, W2638A and W2639A LPDDR BGA Probes for Logic Analyzers and Oscilloscopes Data sheet Introduction The W2637A, W2638A and W2639A LPDDR BGA probes provide signal accessibility and probing of embedded memory designs directly at the ball grid array BGA package.


    Original     		PDF W2637A, W2638A W2639A 5990-3892EN gk 7031

    W2639A

    Abstract: lpddr W2638A-101 W3635A N5425 9104a Oscilloscope Probe to PC E2678A specification of Logic Analyzer W2638A
    Text: W2637A, W2638A and W2639A LPDDR BGA Probes for Logic Analyzers and Oscilloscopes Data sheet Introduction The W2637A, W2638A and W2639A LPDDR BGA probes provide signal accessibility and probing of embedded memory designs directly at the ball grid array BGA package.


    Original     		PDF W2637A, W2638A W2639A an120 5990-3892EN W2639A lpddr W2638A-101 W3635A N5425 9104a Oscilloscope Probe to PC E2678A specification of Logic Analyzer

    Untitled

    Abstract: No abstract text available
    Text: NCP51200, NCV51200 3 Amp VTT Termination Regulator DDR1, DDR2, DDR3, LPDDR3, DDR4 The NCP51200 is a source/sink Double Data Rate DDR termination regulator specifically designed for low input voltage and low−noise systems where space is a key consideration.


    Original     		PDF NCP51200, NCV51200 NCP51200 DFN10 NCP51200/D

    lpddr3

    Abstract: LPDDR3 layout LPDDR3 jedec str 5 q 0765 POWER SUPPLY CIRCUIT RC VOLTAGE CLAMP snubber circuit lpddr3 controller
    Text: TPS51116-EP www.ti.com SLUSB52A – OCTOBER 2012 – REVISED NOVEMBER 2012 COMPLETE DDR, DDR2, DDR3, AND LPDDR3 MEMORY POWER SOLUTION SYNCHRONOUS BUCK CONTROLLER, 1-A LDO, BUFFERED REFERENCE Check for Samples: TPS51116-EP FEATURES 1 • 2 • Synchronous Buck Controller VDDQ


    Original     		PDF TPS51116-EP SLUSB52A 100-ns lpddr3 LPDDR3 layout LPDDR3 jedec str 5 q 0765 POWER SUPPLY CIRCUIT RC VOLTAGE CLAMP snubber circuit lpddr3 controller

    Untitled

    Abstract: No abstract text available
    Text: TPS51116-EP www.ti.com SLUSB52A – OCTOBER 2012 – REVISED NOVEMBER 2012 COMPLETE DDR, DDR2, DDR3, AND LPDDR3 MEMORY POWER SOLUTION SYNCHRONOUS BUCK CONTROLLER, 1-A LDO, BUFFERED REFERENCE Check for Samples: TPS51116-EP FEATURES 1 • 2 • Synchronous Buck Controller VDDQ


    Original     		PDF TPS51116-EP SLUSB52A 100-ns

    Untitled

    Abstract: No abstract text available
    Text: TPS51116-EP www.ti.com SLUSB52A – OCTOBER 2012 – REVISED NOVEMBER 2012 COMPLETE DDR, DDR2, DDR3, AND LPDDR3 MEMORY POWER SOLUTION SYNCHRONOUS BUCK CONTROLLER, 1-A LDO, BUFFERED REFERENCE Check for Samples: TPS51116-EP FEATURES 1 • 2 • Synchronous Buck Controller VDDQ


    Original     		PDF TPS51116-EP SLUSB52A 100-ns

    JESD209-2E

    Abstract: MSO UPGRADE PACKAGE
    Text: Memory Interface Electrical Verification and Debug DDRA Datasheet Address/Command Bus Capture: The MSO5000 or MSO70000 Series Mixed Signal Oscilloscope can be used to precisely qualify timing of ADD/DMD bus cycles Programmable Interface: Allows development of remote client support


    Original     		PDF MSO5000 MSO70000 DSO/MSO5000, DPO7000 DPO/DSA/MSO70000 5W-22329-8 JESD209-2E MSO UPGRADE PACKAGE

    Micron Technology

    Abstract: No abstract text available
    Text: Micron DRAM Products Overview August 2013 John Quigley – Micron FAE 2012 Micron Technology, Inc. All rights reserved. Products are warranted only to meet Micron’s production data sheet specifications. Information, products, and/or specifications are subject to change without notice. All information is provided on an “AS IS” basis without warranties of any kind. Dates are estimates only. Drawings are not to scale. Micron and


    Original     		PDF 20Note/DRAM/TN4102 TN-41-04: TN-41-13: TN-46-02: TN-46-06: TN-46-11: TN-46-14: TN-47-19: TN-47-20: Micron Technology

    wfbga

    Abstract: 1GB-x16 152-Ball PoP MT46H64M16LF
    Text: 1Gb: x16, x32 Mobile LPDDR SDRAM Features Mobile Low-Power DDR SDRAM MT46H64M16LF – 16 Meg x 16 x 4 banks MT46H32M32LF – 8 Meg x 32 x 4 banks MT46H32M32LG – 8 Meg x 32 x 4 banks Features Options • VDD/VDDQ – 1.8V/1.8V • Configuration – 64 Meg x 16 16 Meg x 16 x 4 banks


    Original     		PDF MT46H64M16LF MT46H32M32LF MT46H32M32LG 09005aef83d9bee4 wfbga 1GB-x16 152-Ball PoP MT46H64M16LF