CRC24
Abstract: No abstract text available
Text: Speedster22i Interlaken User Guide UG032 – April 28, 2014 UG032, April 28, 2014 1 Copyright Info Copyright 2014 Achronix Semiconductor Corporation. All rights reserved. Achronix is a trademark and Speedster is a registered trademark of Achronix Semiconductor Corporation. All other trademarks are the property of their
|
Original
|
Speedster22i
UG032
UG032,
CRC24
|
PDF
|
interlaken
Abstract: gearbox rev pcie Design guide parallel scrambler PCI remote control transmitter and receiver circuit interlaken protocol gearbox 10GBASE-R pcie Gen2 payload 10GBASE-LR
Text: 4. Transceiver Protocol Configurations in Stratix V Devices SV52005-1.0 This chapter provides the transceiver channel datapath, clocking guidelines, channel placement guidelines, and a brief description of protocol features supported in each transceiver configuration for Stratix V devices.
|
Original
|
SV52005-1
10GBASE-R
interlaken
gearbox rev
pcie Design guide
parallel scrambler PCI
remote control transmitter and receiver circuit
interlaken protocol
gearbox
10GBASE-R
pcie Gen2 payload
10GBASE-LR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Altera Transceiver PHY IP Core User Guide Subscribe Feedback UG-01080 2013.7.1 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to the Protocol-Specific and Native Transceiver PHYs.1-1 Protocol-Specific Transceiver
|
Original
|
UG-01080
|
PDF
|
interlaken
Abstract: CEI-6G-SR interlaken Design guide interlaken protocol FEC 10G CDR 8B10B CRC24
Text: AN 573: Implementing the Interlaken Protocol in Stratix IV Transceivers December 2009 AN-573-1.1 Introduction This application note describes how to implement the Interlaken protocol in 40 Gbps and 100 Gbps applications with Stratix IV transceivers Stratix IV GX and Stratix IV
|
Original
|
AN-573-1
interlaken
CEI-6G-SR
interlaken Design guide
interlaken protocol
FEC 10G CDR
8B10B
CRC24
|
PDF
|
interlaken rtl
Abstract: gearbox rev 10 Gbps ethernet phy analog devices select guide 2010 AN320 CRC32 IP-10GBASERPCS xaui xgmii ip core altera interlaken PHY interface for PCI EXPRESS
Text: Altera Transceiver PHY IP Core User Guide Altera Transceiver PHY IP Core User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01080-1.0 Subscribe Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations
|
Original
|
UG-01080-1
interlaken rtl
gearbox rev
10 Gbps ethernet phy
analog devices select guide 2010
AN320
CRC32
IP-10GBASERPCS
xaui xgmii ip core altera
interlaken
PHY interface for PCI EXPRESS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MegaCore IP Library Release Notes MegaCore IP Library Release Notes 101 Innovation Drive San Jose, CA 95134 www.altera.com RN-IP-13.1 Feedback 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
RN-IP-13
|
PDF
|
88E6097
Abstract: 88E6020 88E1119 88E6071 Marvell 88E1512 88AP270M 88W8897 Marvell PHY 88E6352 88PG867 MV64460
Text: 2015 Marvell Product Selector Guide TOTAL SOLUTIONS FROM MARVELL Providing a b ro a d s p e c t r u m o f s o l u t i o n s a c ro ss a w i d e ra n g e o f m a r ke t s e g m e n t s . TABLE OF CONTENTS Application Processors .
|
Original
|
CH-1163
88E6097
88E6020
88E1119
88E6071
Marvell 88E1512
88AP270M
88W8897
Marvell PHY 88E6352
88PG867
MV64460
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ACX-KIT-HD1000-100G Development Kit User Guide UG034, March 11, 2014 UG034, March 11, 2014 1 Copyright Info Copyright 2014 Achronix Semiconductor Corporation. All rights reserved. Achronix is a trademark and Speedster is a registered trademark of Achronix Semiconductor Corporation.
|
Original
|
ACX-KIT-HD1000-100G
UG034,
633MHz.
|
PDF
|
long range transmitter receiver circuit diagram
Abstract: gearbox rev 5SGX CRC-32 LFSR 8b/10b scrambler Chapter 3 Synchronization long range transmitter receiver circuit remote control transmitter and receiver circuit CRC-32 interlaken protocol
Text: Stratix V Device Handbook Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2010Altera
long range transmitter receiver circuit diagram
gearbox rev
5SGX
CRC-32 LFSR
8b/10b scrambler
Chapter 3 Synchronization
long range transmitter receiver circuit
remote control transmitter and receiver circuit
CRC-32
interlaken protocol
|
PDF
|
Marvell 88E1512
Abstract: 88E6352 88E6176 Marvell 88E1510 88E6172 88E6071 88E6020 88E6161 88E6097 88w8782
Text: 2012 Marvell Product Selector Guide TOTAL SOLUTIONS FROM MARVELL Providing a b ro a d s p e c t r u m o f s o l u t i o n s a c ro ss a w i d e ra n g e o f m a r ke t s e g m e n t s . TABLE OF CONTENTS Application Processors .
|
Original
|
|
PDF
|
JESD204
Abstract: AN-577-2 interlaken GPON
Text: AN 577: Recommended Protocol Configurations for Stratix IV GX FPGAs December 2009 AN-577-2.0 Introduction The architecture of the Altera Stratix ® IV GX FPGA is designed to accommodate the widest range of protocol standards spread over multiple data rates and data rate
|
Original
|
AN-577-2
JESD204)
JESD204
interlaken
GPON
|
PDF
|
interlaken
Abstract: active noise cancellation for FPGA CRC-32 8b/10b scrambler remote control transmitter and receiver circuit KF35 KF40
Text: 1. Transceiver Architecture in Stratix V Devices SV52002-1.1 This chapter provides details about the Stratix V GX and GS transceiver architecture, transceiver channels, and a description of the transmitter and receiver channel datapaths. Stratix V GX and GS devices provide up to 66 back-plane capable
|
Original
|
SV52002-1
interlaken
active noise cancellation for FPGA
CRC-32
8b/10b scrambler
remote control transmitter and receiver circuit
KF35
KF40
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ML630 Virtex-6 HXT FPGA Optical Transmission Network Evaluation Board User Guide UG828 v1.0 September 28, 2011 The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
ML630
UG828
ML630
om/products/boards-and-kits/EK-V6-ML630-G
com/products/boards/ml630/reference
|
PDF
|
interlaken
Abstract: CRC-32 LFSR NF45
Text: Stratix V Device Handbook Volume 3: Transceivers Stratix V Device Handbook Volume 3: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.3 11.0 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
|
PDF
|
|
|
pcie gen 2 payload
Abstract: asi paralell
Text: Stratix V Device Handbook Volume 3: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.4 11.1 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
|
PDF
|
difference between lcd and led
Abstract: QSFP QSFP connector QSFP optical active cable QSFP Loopback Adapter Module interlaken LT2418 Si5338 qdr2 sram EP4S100G5F45I1N
Text: Stratix IV GT 100G Development Kit User Guide Stratix IV GT 100G Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01091-1.1 Subscribe Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations
|
Original
|
UG-01091-1
difference between lcd and led
QSFP
QSFP connector
QSFP optical active cable
QSFP Loopback Adapter Module
interlaken
LT2418
Si5338
qdr2 sram
EP4S100G5F45I1N
|
PDF
|
88E1111
Abstract: Marvell PHY 88E1111 Datasheet HFJ11-1G02E VSC8240 Marvell PHY 88E1111 altera Marvell PHY 88E1111 layout PC28F00AM29EWL Marvell PHY 88E1111 MDIO read write sfp 88e1111 sfp i2c Marvell PHY 88E1111 MDIO read write
Text: 100G Development Kit, Stratix IV GT Edition Reference Manual 100G Development Kit, Stratix IV GT Edition Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01057-1.0 Subscribe 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
MNL-01057-1
88E1111
Marvell PHY 88E1111 Datasheet
HFJ11-1G02E
VSC8240
Marvell PHY 88E1111 altera
Marvell PHY 88E1111 layout
PC28F00AM29EWL
Marvell PHY 88E1111 MDIO read write sfp
88e1111 sfp i2c
Marvell PHY 88E1111 MDIO read write
|
PDF
|
SMPTE-435M
Abstract: No abstract text available
Text: SP623 IBERT Getting Started Guide ISE 12.3 UG752 (v3.0.1) January 26, 2011 Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You
|
Original
|
SP623
UG752
SMPTE-435M
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1 Transceiver Architecture in Stratix V Devices 2013.05.06 SV52002 Subscribe Feedback For a complete understanding of Stratix V transceivers, first review the transceiver architecture chapter, then refer to the subsequent chapters in this volume. You can implement Stratix V transceivers using Altera's transceiver intellectual property IP which are part
|
Original
|
SV52002
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Speedster22i sBus Interface User Guide UG047, October 24, 2013 UG047, October 24, 2013 1 Copyright Info Copyright 2013 Achronix Semiconductor Corporation. All rights reserved. Achronix is a trademark and Speedster is a registered trademark of Achronix Semiconductor Corporation.
|
Original
|
Speedster22i
UG047,
|
PDF
|
292M-1998
Abstract: CEI 760 CPRI pcie gen3 sata gen3 CEI-11G obsai tx-2 OC-768 16GFC
Text: A breadth of 40-nm high-speed transceiver solutions With the addition of two new product families, we now provide the industry’s broadest portfolio of FPGAs and ASICs with integrated transceivers. From this portfolio—encompassing the market’s first 40-nm custom logic devices—you’ll find a
|
Original
|
12Gbps
16GFC
CEI-11G
292M-1998
CEI 760
CPRI
pcie gen3
sata gen3
CEI-11G
obsai
tx-2
OC-768
16GFC
|
PDF
|
mpc8314
Abstract: PSC9131RDB T4240 P1022DS JESD-207 P3041ds BSC9130 PPCEVAL-CDS-8548 MPC8572DS P2020AMC-SA
Text: Innovation. Connectivity. Freedom. PowerQUICC and QorIQ Processor Selector Guide PowerQUICC I Part Number MPC870 MPC875 MPC880 MPC885 Ethernet 2 x 10/100 Mbps 1 x 10, 2 x 10/100 Mbps 2 x 10, 2 x 10/100 Mbps 3 x 10, 2 x 10/100 Mbps E1/T1 1 2 2 UTOPIA Y Y Multi-Channel HDLC
|
Original
|
MPC870
MPC875
MPC880
MPC885
256-pin
357-pin
MPC85x
MPC86x,
mpc8314
PSC9131RDB
T4240
P1022DS
JESD-207
P3041ds
BSC9130
PPCEVAL-CDS-8548
MPC8572DS
P2020AMC-SA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ACE User Guide For ACE Version 5.0 UG001 v5.0 - 5th December 2012 http://www.achronix.com Copyright Info Copyright 2006 - 2012 Achronix Semiconductor Corporation; certain portions of this guide are Copyright © 2000, 2006 IBM Corporation and others. All rights reserved. Achronix and Speedster are trademarks of
|
Original
|
UG001
|
PDF
|
689-pin
Abstract: MPC8308 P1010 BSC9132
Text: PowerQUICC, QorIQ and QorIQ Qonverge Processors Eyebrow Innovation. Connectivity. Freedom. freescale.com PowerQUICC and QorIQ Processors Selector Guide Processor Selector Guide PowerQUICC II Part Number Speed MHz Ethernet E1/T1 E3/T3 UTOPIA Multi-Channel HDLC
|
Original
|
MPC8247
516-pin
MPC8248
MPC8270
480-pin
MPC83xx
689-pin
MPC8308
P1010
BSC9132
|
PDF
|
