Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    INTEL 82358 Search Results

    INTEL 82358 Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    LTC3714EG#PBF Analog Devices Intel Compatible, Wide Operati Visit Analog Devices Buy
    LTC3714EG#TRPBF Analog Devices Intel Compatible, Wide Operati Visit Analog Devices Buy
    LTC3730CG#PBF Analog Devices 3-Phase, 5-B Intel Mobile VID, Visit Analog Devices Buy
    LTC3730CG#TRPBF Analog Devices 3-Phase, 5-B Intel Mobile VID, Visit Analog Devices Buy
    LTC1706EMS-82#PBF Analog Devices VID V Progmer for Intel VRM9.0 Visit Analog Devices Buy
    LTC1706EMS-82#TRPBF Analog Devices VID V Progmer for Intel VRM9.0 Visit Analog Devices Buy

    INTEL 82358 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    winbond bios

    Abstract: PA-8900 jaguar cub cds viper 32 adapter battery hp 19V a1659a itanium merced broadcom mips HPIB CONTROLLER hp laptop battery pinout
    Text: OpenPA second edition Paul Weissmann Berlin This document and its content are Copyright 1999-2009 Paul Weissmann, Berlin, Germany, unless otherwise noted. No parts of this document may be reproduced or copied without prior written permission. Commercial use of the content is prohibited.


    Original     		PDF infor38 V2200 V2250 V2500 V2600 SPP1000/XA SPP1200/XA SPP1600/CD SPP2000 zx2000 winbond bios PA-8900 jaguar cub cds viper 32 adapter battery hp 19V a1659a itanium merced broadcom mips HPIB CONTROLLER hp laptop battery pinout

    82358

    Abstract: 82350DT 82358DT intel 82358 t78b intel 8272 80386 microprocessor interface keyboard intel 82357 80386 microprocessor pin out diagram MCS-80
    Text: 82357 INTEGRATED SYSTEM PERIPHERAL ISP Y Y Provides Enhanced DMA Functions ISA EISA DMA Compatible Cycles All Transfers are Fly-By Transfers 32-Bit Addressability Seven Independently Programmable Channels Provides Timing Control for 8- 16and 32-Bit DMA Data Transfers


    Original     		PDF 32-Bit 16and 82C37A 82C59A 040CH 04E0h 82358 82350DT 82358DT intel 82358 t78b intel 8272 80386 microprocessor interface keyboard intel 82357 80386 microprocessor pin out diagram MCS-80

    PQFP 132 PACKAGE DIMENSION intel

    Abstract: 82358 EISA chip set intel 82350 PQFP dimension intel DIMENSIONS PQFP 132 DIMENSIONS pqfp 100 82350 Intel PQFP 231369
    Text: ¡ntéT M y M O N IM V 82350 MECHANICAL DATA Introduction PACKAGING INFORMATION See Packaging Spec. Order # 231369 The individual components of Intel’s EISA Chip Set come in JEDEC standard Gull Wing packages (25 MIL pitch), with "bumpers” on the corners for ease


    OCR Scan     		PDF

    82385

    Abstract: 82358 intel 82358 intel 82350 82350 intel 82385 29025 intel 82357
    Text: PGmOMOIMßäV intei 82358 EISA BUS CONTROLLER EBC Supports 8-, 16-, or 32-Bit DMA Cycles — Type A, B, or C (Burst) Cycles — Compatible Cycles Provides EISA/ISA Bus Cycle Compatibility — EISA/ISA Standard Memory or I/O Cycle — EISA/ISA Wait State Cycles


    OCR Scan     		PDF 32-Bit 132-Pin 386TM i486TM 82385 82358 intel 82358 intel 82350 82350 intel 82385 29025 intel 82357

    82385

    Abstract: 82350DT 82359 82350 82358 intel 82350 intel 80386 bus architecture 82395 82358DT intel 82358
    Text: in t e i 82358DT EISA BUS CONTROLLER Supports 8-, 16-, or 32-bit DMA Cycles — Type A, B, or C Burst Cycles — Compatible Cycles Supports 82350 and 82350DT Chip Set Based Systems — Mode Selectable for Either 82350 or 82350DT Based Systems — Mode Defaults to 82350 Based


    OCR Scan     		PDF 82358DT 32-bit 132-Pin 82350DT Intel486, 82385 82359 82350 82358 intel 82350 intel 80386 bus architecture 82395 intel 82358

    intel 82350

    Abstract: architecture of 80486 microprocessor EISA chip set isa bus master 386 intel 8742 intel 82357 intel 82352 82352 intel 82358
    Text: 82350 will need to run four cycles to the 8-bit slave and route the bytes to appropriate byte lanes EISA TERMINOLOGY ISA BU S— The bus used in Industry Standard Archi­ tecture compatible computers. In the context of an E IS A system, it refers to the ISA subset of the E IS A


    OCR Scan     		PDF 16-bit 32-bit intel 82350 architecture of 80486 microprocessor EISA chip set isa bus master 386 intel 8742 intel 82357 intel 82352 82352 intel 82358

    82358

    Abstract: intel 82352 29025 "EISA Bus Buffers" 82352 intel 82358
    Text: intei 82352 EISA BUS BUFFER EBB Designed Specifically for EISA Bus Requirements Similar in Function to Discrete Implementation Using 74F543s/544, 74180s, and 74ALS245s Provides Three Modes of Operation — Data Latch and Swap Functions Allow Swapping and Assembly of


    OCR Scan     		PDF 74F543s/544, 74180s, 74ALS245s 82352s 32-Bit 120-Pin 82358 intel 82352 29025 "EISA Bus Buffers" 82352 intel 82358

    led 7 segment LDS 5161 AK

    Abstract: led 7 segment LDS 5161 AH 7-segment 4 digit LFD 5522 AKO 701 434 tdso 5160 k lds 7 segment LDS 5161 AK led 7 segment LDS 5161 As manual LG VARIABLE FREQUENCY DRIVE is3 -20/led 7 segment LDS 5161 AH ako 544 126
    Text: NAM E; C O M P A N Y :. ADDRESS; . . C IT Y ; S TA TE: Z IP : C O U N T R Y :. P H O N E N O .; . .I — ;.-,. ' - V- ORDER NO. QTY. TITLE fTTT ±j . • . n i i lU . . II 11 1 i i 1111 1-T 2 .-.


    OCR Scan     		PDF X011-6 178Erasm X011-2712-803-8294 12thFloor, 15thFloor, 18479R X23756S led 7 segment LDS 5161 AK led 7 segment LDS 5161 AH 7-segment 4 digit LFD 5522 AKO 701 434 tdso 5160 k lds 7 segment LDS 5161 AK led 7 segment LDS 5161 As manual LG VARIABLE FREQUENCY DRIVE is3 -20/led 7 segment LDS 5161 AH ako 544 126

    intel 82350

    Abstract: intel 82352 82351 eisa intel 82357 intel 82358 82359 82350DT EISA Chip Set Design Guide 2LF 1418 82350DT
    Text: in te i 82358DT EISA Bus Controller • Supports 82350 and 82350DT Chip Set Based Systems — Mode Selectable for Either 82350 or 82350DT Based Systems — Mode Defaults to 82350 Based Systems ■ Socket Compatible with the 82358 EISA Bus Controller ■ Provides EISA/ISA Bus Cycle


    OCR Scan     		PDF 82358DT 82350DT lntel386 Intel486â 32-bit RST385 intel 82350 intel 82352 82351 eisa intel 82357 intel 82358 82359 82350DT EISA Chip Set Design Guide 2LF 1418

    82353

    Abstract: intel 82358 82359 82353 intel intel 82353 82358DT
    Text: 82353 ADVANCED DATA PATH • Dual Port Architecture Allows Host to Access Memory without Incurring EISA Arbitration ■ Provides Optimal i486 Burst Performance ■ High Performance, Flexible Memory Support: — Designed as a 16-Bit Slice which Interfaces 16, 32, or 64-Bit Memory


    OCR Scan     		PDF 16-Bit 64-Bit 82353s 128-Bit 32-Bit 164-Pin t109A t120A t120B 82353 intel 82358 82359 82353 intel intel 82353 82358DT

    t44a

    Abstract: 82358 29022 A 2232 intel localbus 386 386TM A82385 SES N 2405 386sx
    Text: 82385SX HIGH P E R F O R M A N C E C A C H E C O N T R O L L E R Im proves 386 sx System Perform ance — Reduces Average CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted M em ory W rites — A llow s O ther M asters to Access the


    OCR Scan     		PDF 82385SX 386TM Intel386TM SA1-SA23 t44a 82358 29022 A 2232 intel localbus 386 A82385 SES N 2405 386sx

    82358

    Abstract: 82357 intel 82358 82358DT t430 transistor TIMER ST3 82C594 intel 82357 v273 82C37
    Text: in te i 82357 INTEGRATED SYSTEM PERIPHERAL ISP Provides Enhanced DMA Functions — IS A /E IS A DMA Compatible Cycles — All Transfers are Fly-By Transfers — 32-Bit Addressability — Seven Independently Programmable Channels — Provides Timing Control fo r 8-, 16-,


    OCR Scan     		PDF -32-Bit 32-Bit 82C37A 040CH 04E0h 82358 82357 intel 82358 82358DT t430 transistor TIMER ST3 82C594 intel 82357 v273 82C37

    386SX

    Abstract: 82385SX t23b 82358 82385 t44a 387SX SA9C a82385 intel 386 SX LP
    Text: in te i 82385SX HIGH PERFORMANCE CACHE CONTROLLER Im proves 386 SX System Perform ance — Reduces A verage CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted Mem ory W rites — Allows O ther Masters to Access the


    OCR Scan     		PDF 82385SX Intel386â Non-Cacheable85SX SA1-SA23 386SX t23b 82358 82385 t44a 387SX SA9C a82385 intel 386 SX LP

    XC90

    Abstract: No abstract text available
    Text: in tj 82355 BUS MASTER INTERFACE CONTROLLER BMIC • Designed for use in 32-Bit EISA Bus Master Expansion Board Designs — Integrates Three Interfaces (EISA, Local CPU, and Transfer Buffer) ■ Supports 16- and 32-Bit Burst Transfers — 33 Mbytes/Sec Maximum Data


    OCR Scan     		PDF 32-Bit 24-Byte XC90

    82358

    Abstract: XC96 8251 intel microcontroller architecture F245B intel 82358 INTERFACING OF 8272 WITH 8086 EISA chip set 82355 ta 8271 hq intel 82355
    Text: 82355 BUS MASTER INTERFACE CONTROLLER BMIC • Designed fo r use in 32-Bit EISA Bus Master Expansion Board Designs — Integrates Three interfaces (EISA, Local CPU, and Transfer Buffer) ■ Supports 16- and 32-Bit Burst Transfers — 33 M b ytes/S ec Maximum Data


    OCR Scan     		PDF 32-Bit 24-Byte 2L17S 82358 XC96 8251 intel microcontroller architecture F245B intel 82358 INTERFACING OF 8272 WITH 8086 EISA chip set 82355 ta 8271 hq intel 82355