TA80960kb
Abstract: NG80960KB-25 80960KA 80960KB 80960MC
Text: 80960KB 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT • High-Performance Embedded ■ Built-in Interrupt Controller Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache
|
Original
|
80960KB
32-BIT
512-Byte
132-Lead
80960KB
TA80960kb
NG80960KB-25
80960KA
80960MC
|
PDF
|
TA80960KB
Abstract: LAD1 5V Intel 80960kb programmers reference 80960KA 80960KB 80960MC Intel 80960kb
Text: 80960KB 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT • High-Performance Embedded ■ Built-in Interrupt Controller Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache
|
Original
|
80960KB
32-BIT
512-Byte
132-Lead
80960KB
TA80960KB
LAD1 5V
Intel 80960kb programmers reference
80960KA
80960MC
Intel 80960kb
|
PDF
|
TA80960KB
Abstract: 80960KA 80960KB 80960MC LAD1 12v
Text: 80960KB 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT • High-Performance Embedded ■ Built-in Interrupt Controller Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache
|
Original
|
80960KB
32-BIT
512-Byte
132-Lead
80960KB
TA80960KB
80960KA
80960MC
LAD1 12v
|
PDF
|
TA80960KB
Abstract: ADS-132 80960KA 80960KB 80960MC LAD26
Text: 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped
|
Original
|
80960KB
32-BIT
512-Byte
80960KA
80960KB
TA80960KB
ADS-132
80960KA
80960MC
LAD26
|
PDF
|
i960 KA/KB Programmers Reference Manual
Abstract: i960 KA/KB Reference Manual 80960JA 80960JD 80960JT 80960KA 80960KB 80960KX Intel 80960kb programmers reference
Text: Upgrading System Designs from i960 Kx to the i960 Jx Processors Upgrading System Designs from i960® Kx to the i960 Jx Processors Technical Note October 1998 1.0 Introduction Intel designed the 80960Jx products to be an easy upgrade choice from the existing 80960KA/KB
|
Original
|
80960Jx
80960KA/KB
80960KA/KB
80960JA/JF/JD/JS/JC/JT
80960JA,
80960JF/JD,
80960JS/JC/JT.
80960Kx
i960 KA/KB Programmers Reference Manual
i960 KA/KB Reference Manual
80960JA
80960JD
80960JT
80960KA
80960KB
Intel 80960kb programmers reference
|
PDF
|
80960KA
Abstract: 80960KB 80960MC TA80960KA pga 132 packaging
Text: 80960KA EMBEDDED 32-BIT MICROPROCESSOR • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached Instructions
|
Original
|
80960KA
32-BIT
512-Byte
132-Lead
80960KA
80960KB
80960MC
TA80960KA
pga 132 packaging
|
PDF
|
80960KA
Abstract: 80960KB 80960MC 270775
Text: 80960KA EMBEDDED 32-BIT MICROPROCESSOR • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached Instructions
|
Original
|
80960KA
32-BIT
512-Byte
132-Lead
80960KA
80960KB
80960MC
270775
|
PDF
|
a4490
Abstract: 80960MC A80960MC25 i960 mc errata 80960KA 80960KB M8259A intel packaging handbook 240800
Text: 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ On-Chip Floating Point Unit
|
Original
|
80960MC
32-BIT
80-Bit
512-Byte
LAD31_
A4492-01
A80960MC.
a4490
80960MC
A80960MC25
i960 mc errata
80960KA
80960KB
M8259A
intel packaging handbook 240800
|
PDF
|
a4490
Abstract: 80960MC Intel i960 architecture 80960KA 80960KB M8259A 273123
Text: 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ On-Chip Floating Point Unit
|
Original
|
80960MC
32-BIT
80-Bit
512-Byte
LAD31_
A4492-01
a4490
80960MC
Intel i960 architecture
80960KA
80960KB
M8259A
273123
|
PDF
|
a4490
Abstract: 80960MC LAD12 80960KA 80960KB M8259A i960 mc errata
Text: PRELIMINARY 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ On-Chip Floating Point Unit
|
Original
|
80960MC
32-BIT
80-Bit
512-Byte
LAD31_
A4492-01
A80960MC.
a4490
80960MC
LAD12
80960KA
80960KB
M8259A
i960 mc errata
|
PDF
|
TA80960KB
Abstract: 2T818 tl741
Text: intJ 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped
|
OCR Scan
|
80960KB
32-BIT
132-Lead
80-Bit
512-Byte
TA80960KB
2T818
tl741
|
PDF
|
ta80960kb
Abstract: LADI 12V VAX-11
Text: 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING POINT UNIT • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped
|
OCR Scan
|
80960KB
32-BIT
512-Byte
80960KA
ta80960kb
LADI 12V
VAX-11
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING POINT UNIT • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ Built-In Interrupt Controller — 31 Priority Levels, 256 Vectors
|
OCR Scan
|
80960KB
32-BIT
512-Byte
132-Lead
80960KB
4fl2bl75
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING POINT UNIT High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz Built-In Interrupt Controller — 31 Priority Levels, 256 Vectors
|
OCR Scan
|
80960KB
32-BIT
512-Byte
132-Lead
80960KB
4fl2bl75
01bb514
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: 5hE D • M fl2bl7S INTEL 011M07S CORP 402 ■ IT L 1 U P/PR PH LS 80960KA EMBEDDED 32-BIT PROCESSOR ■ Built-In Interrupt Controller — 32 Priority Levels 256 Vectors — 3.4 jlis Latency @ 25 MHz _ Easy to Use, High Bandwidth 32-Bit Bus — 66.7 Mbytes/s Burst
|
OCR Scan
|
011M07S
80960KA
32-BIT
16-Bytes
512-Byte
132-Lead
80960KB
|
PDF
|
LAD19
Abstract: G101032 290192 ICE960
Text: IN T E L CORP in te i U P /P R P H L S 44E D a 4 fl2 b l7 S D IO IQ O S T E iIT L l; T = ^ ? - I 7 ~ s t 80960KA EMBEDDED 32-BIT PROCESSOR • High-Perform ance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 M IPS4 Sustained Execution at
|
OCR Scan
|
80960KA
32-BIT
16-Bytes
132-Lead
85C960
27960KX
512-Byte
80960KA
LAD19
G101032
290192
ICE960
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i i960 KA/KB PROCESSOR PRODUCT OVERVIEW INTRODUCTION This chapter provides an overview of the Intel i960 KB processor which is part of the i960 K series of embedded-processor products . All of the processors in the i960 K series of products are based on the Intel i960™ architecture. Most of the
|
OCR Scan
|
32-bit
80960KA
UD31UD0
|
PDF
|
ladt2
Abstract: Intel i960-KB i960 KB Processor Intel i960 architecture ceramic disc 104 aec capacitors 6ca DIODE DIODE 6ca 132 kv gis ICE-960KB ADS-132
Text: in te i i960 KA/KB PROCESSOR PRODUCT OVERVIEW INTRODUCTION This chapter provides an overvieW of the Intel i960 KB processor which is part of the i960 K series of embedded-processor products . All of the processors in the i960 K series of products are based on the Intel i960™ architecture. Most of the
|
OCR Scan
|
32-bit
80960KA
ladt2
Intel i960-KB
i960 KB Processor
Intel i960 architecture
ceramic disc 104 aec capacitors
6ca DIODE
DIODE 6ca
132 kv gis
ICE-960KB
ADS-132
|
PDF
|
i960 Cx Instruction Set Quick Reference
Abstract: No abstract text available
Text: in t e i, 80960KA EMBEDDED 32-BIT MICROPROCESSOR • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached
|
OCR Scan
|
80960KA
32-BIT
512-Byte
132-Lead
pg-12)
80960KA
M02bl7S
i960 Cx Instruction Set Quick Reference
|
PDF
|
270775
Abstract: No abstract text available
Text: in te i 80960KA EMBEDDED 32-BIT MICROPROCESSOR • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached
|
OCR Scan
|
80960KA
32-BIT
512-Byte
80960KB
132-Lead
270775
|
PDF
|
i960 Cx Instruction Set Quick Reference
Abstract: 80960KA 80960KB 80960MC TA80960 270775
Text: in te i, 80960KA EMBEDDED 32-BIT MICROPROCESSOR • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached
|
OCR Scan
|
80960KA
32-BIT
132-Lead
512-Byte
01bbM74
i960 Cx Instruction Set Quick Reference
80960KB
80960MC
TA80960
270775
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture ■ — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■
|
OCR Scan
|
80960MC
32-BIT
80-Bit
512-Byte
LAD31
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i 80960SA/80960SB EMBEDDED 32-BIT PROCESSORS WITH 16-BIT BURST DATA BUS High-Performance Embedded Architecture — 16 MIPS Burst Execution at 16 MHz — 5 MIPS* Sustained Execution at 16 MHz Built-In Interrupt Controller — 4 Direct Interrupt Pins — 32 Priority Levels 256 Vectors
|
OCR Scan
|
80960SA/80960SB
32-BIT
16-BIT
80960SB
512-Byte
|
PDF
|
Power Supply Supervisor iw 1688
Abstract: 754for
Text: intei 80960MC EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT Commercial • High-Performance Embedded Architecture — 25 MIPS Burst Execution at 25 MHz — 9.4 MIPS* Sustained Execution at 25 MHz ■ On-Chip Floating Point Unit
|
OCR Scan
|
80960MC
32-BIT
80-Bit
512-Byte
80960MC
A80960MC.
Power Supply Supervisor iw 1688
754for
|
PDF
|