Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    INTEGER AND FLOATING POINT NUMBERS Search Results

    INTEGER AND FLOATING POINT NUMBERS Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DFE2016CKA-1R0M=P2 Murata Manufacturing Co Ltd Fixed IND 1uH 1800mA NONAUTO Visit Murata Manufacturing Co Ltd
    LQW18CN55NJ0HD Murata Manufacturing Co Ltd Fixed IND 55nH 1500mA POWRTRN Visit Murata Manufacturing Co Ltd
    LQW18CNR56J0HD Murata Manufacturing Co Ltd Fixed IND 560nH 450mA POWRTRN Visit Murata Manufacturing Co Ltd
    DFE322520F-2R2M=P2 Murata Manufacturing Co Ltd Fixed IND 2.2uH 4400mA NONAUTO Visit Murata Manufacturing Co Ltd
    LQW18CN4N9D0HD Murata Manufacturing Co Ltd Fixed IND 4.9nH 2600mA POWRTRN Visit Murata Manufacturing Co Ltd

    INTEGER AND FLOATING POINT NUMBERS Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: in te l CHAPTER 7 FLOATING-POINT UNIT The Intel Architecture Floating-Point Unit FPU provides high-performance floating-point processing capabilities. It supports the real, integer, and BCD-integer data types and the floating­ point processing algorithms and exception handling architecture defined in the IEEE 754 and


    OCR Scan     		01fl070fl PDF

    intel 8087 architecture

    Abstract: sahf instruction intel 8086 Arithmetic and Logic Unit -ALU 8087 coprocessor architecture 8086 instruction set 8086 opcode sheet free binary numbers multiplication 8088 instruction set intel 8086 opcode sheet procedure for converting to opcodes in 8086
    Text: Floating-Point Unit 31 The Intel Architecture Floating-Point Unit FPU provides high-performance floating-point processing capabilities. It supports the real, integer, and BCD-integer data types and the floatingpoint processing algorithms and exception handling architecture defined in the IEEE 754 and 854


    Original     		PDF

    vhdl code of floating point unit

    Abstract: ieee floating point vhdl digital clock verilog code APEX20K APEX20KC APEX20KE FLEX10KE ieee floating point verilog
    Text: DFP2INT Floating Point To Integer Pipelined Converter ver 2.20 OVERVIEW The DFP2INT is the pipelined floating point to integer converter. The input and output numbers format is according to IEEE-754 standard. DFP2INT supports single precision real numbers and double word integers 4


    Original     		IEEE-754 APEX20K APEX20KE APEX20KC vhdl code of floating point unit ieee floating point vhdl digital clock verilog code APEX20K APEX20KC APEX20KE FLEX10KE ieee floating point verilog PDF

    verilog code for floating point unit

    Abstract: ieee floating point vhdl vhdl code for digital clock vhdl code of floating point unit ieee floating point verilog
    Text: Integer to Floating Point Pipelined Converter ver 2.31 OVERVIEW The DINT2FP is the pipelined integer to floating point converter. The input and output numbers format is according to IEEE-754 standard. DINT2FP supports double word integers 4 Bytes and single precision real


    Original     		IEEE-754 IEEE-754 verilog code for floating point unit ieee floating point vhdl vhdl code for digital clock vhdl code of floating point unit ieee floating point verilog PDF

    ieee floating point vhdl

    Abstract: floating point verilog ieee floating point verilog APEX20K APEX20KC APEX20KE FLEX10KE IEEE-754
    Text: DINT2FP Integer to Floating Point Pipelined Converter ver 2.32 OVERVIEW The DINT2FP is the pipelined integer to floating point converter. The input and output numbers format is according to IEEE-754 standard. DINT2FP supports double word integers 4 Bytes and single precision real


    Original     		IEEE-754 IEEE-754 FLEX10KE APEX20K APEX20KE APEX20KC ieee floating point vhdl floating point verilog ieee floating point verilog APEX20K APEX20KC APEX20KE FLEX10KE PDF

    verilog code for floating point unit

    Abstract: ieee floating point verilog digital clock vhdl code vhdl code of floating point unit floating point verilog
    Text: Floating Point To Integer Pipelined Converter ver 2.07 OVERVIEW The DFP2INT is the pipelined floating point to integer converter. The input and output numbers format is according to IEEE-754 standard. DFP2INT supports single precision real numbers and double word integers 4


    Original     		IEEE-754 IEEE-754 verilog code for floating point unit ieee floating point verilog digital clock vhdl code vhdl code of floating point unit floating point verilog PDF

    ad149

    Abstract: weitek 3164
    Text: 3164/3364 64-BIT FLOATING-POINT DATA PATH UNITS November 1989 1. Features 64-BIT FLOATING-POINT DATA PATH FULL FUNCTION 64-bit and 32-bit floating-point and 32-bit integer multiplier Divide and square root operations Single-cycle pipeline throughput for the following


    OCR Scan     		64-BIT 32-bit ad149 weitek 3164 PDF

    aaa instruction

    Abstract: pentium instruction set CMPXCHG Pentium Processor Family sahf instruction "vector instructions" saturation SA01-FE-3092-3 FLOW ELEMENT
    Text: Instruction Set Summary 30 This chapter lists all the instructions in the Intel Architecture instruction set, divided into three functional groups: integer, floating-point, and system. It also briefly describes each of the integer instructions. Brief descriptions of the floating-point instructions are given in “Floating-Point Unit”; brief


    Original     		PDF

    chip yx 801

    Abstract: yx 801 4 pin Bipolar Integrated Technology "Bipolar Integrated Technology" TMS 3880 zr 4.7 B2110 B2110-70 B2120 B2120-30
    Text: BU I /CSb, Prelim inary _ B2110/B2120 TTL Floating Point Chip Set • FEATURES ■ Complete floating point and integer processor chip set supports the ANSI/IEEE STD. 754 and DEC F&G formats. ■ Four data formats 64-bit floating point


    OCR Scan     		B2110/B2120 64-bit 32-bit MKTG-D009 012O47 chip yx 801 yx 801 4 pin Bipolar Integrated Technology "Bipolar Integrated Technology" TMS 3880 zr 4.7 B2110 B2110-70 B2120 B2120-30 PDF

    80486 instruction set

    Abstract: 80486 Opcodes 80486 ADDRESSING MODES 80486 microprocessor pin out diagram WEITEK 3167 pinout weitek 4167
    Text: WTL 4167 FLOATING-POINT COPROtíESSOR ADVANCE DATA July 1989_ Features SINGLE-CHIP FLOATING-POINT COPROCESSOR FULL FUNCTION Designed for use with the Intel 80486 Add, subtract, multiply, divide, and square root Fits a standard 142-pin PGA socket Integer-floating-point conversions


    OCR Scan     		142-pin KEN486 80486 instruction set 80486 Opcodes 80486 ADDRESSING MODES 80486 microprocessor pin out diagram WEITEK 3167 pinout weitek 4167 PDF

    c3200 BL

    Abstract: TMC3200 nana j12 ir TMC3201 marking CYN C3200 equivalent TMC3200G5A
    Text: TRYw TMC3200, TMC3201 CM O S Floating-Point Arithmetic Unit and Multiplier 32/34 Bits The TMC3200, an arithmetic unit, adds and subtracts floating-point numbers expressed in IEEE 32-bit single­ precision format or extended-range 34-bit format. Conversions between floating-point and 24-bit two'scomplement integer fixed-point representations are


    OCR Scan     		TMC3200, TMC3201 32-bit 34-bit 24-bit TMC3201, TMC32Q0, TMC3200 TMC3201 c3200 BL nana j12 ir marking CYN C3200 equivalent TMC3200G5A PDF

    Untitled

    Abstract: No abstract text available
    Text: ADSP-8110/ADSP-8120 ADSP-7110/ADSP-7120 ANALOG ► DEVICES Floating Point Chip Set November, 1987 IFEATURES • Complete floating point and integer processor chip set supports the ANSI/IEEE STD.754 and DEC F&G formats. ■ Four data formats 64-bit floating point


    OCR Scan     		ADSP-8110/ADSP-8120 ADSP-7110/ADSP-7120 64-bit 32-bit -8110JG SP-8110K -8120JG -8120K PDF

    B2110A

    Abstract: B3110-70 INF 740 CK21 "Bipolar Integrated Technology" B3110 B2120 B3120 yg 2025
    Text: B3110/B3120 B2110/B2120 Bipolar Integrated Technology, Inc. Floating Point Chip Set IFEA T U R E S • Complete floating point and integer processor chip set supports the ANSI/IEEE STD.754 and D EC F&G formats. ■ Four data formats 64-bit floating point


    OCR Scan     		B3110/B3120 B2110/B2120 64-bit 32-bit B2110-60 B2110-70 B2120-25 B2120-30 B2110A B3110-70 INF 740 CK21 "Bipolar Integrated Technology" B3110 B2120 B3120 yg 2025 PDF

    Untitled

    Abstract: No abstract text available
    Text: Am29027 Arithmetic Accelerator ADVANCE INFORMATION ¿Z06ZWV DISTINCTIVE CHARACTERISTICS • • • • • • High-speed floating-point accelerator for the Am29000 processor Comprehensive floating-point and integer instruction sets Single-, double-, and mixed-precision operations


    OCR Scan     		Am29027 Z06ZWV Am29000 64-bit 169-lead PDF

    16 BIT ALU design structural

    Abstract: No abstract text available
    Text: Chapter 2 TurboSPARC Architecture 2.1 INTEGER UNIT AND FLOATING POINT CONTROLLER The integer unit IU and floating point control (FPC) are merged into a 9-stage pipeline. Below are some of the features of the IUFPC. • 9 stage instruction pipeline. • No branch folding. Branch instructions (taken/non-taken) execute in one cycle.


    Original     		PDF

    sti 7110

    Abstract: an 7110 ATID IC AN 7110 wrJ flage 820an
    Text: ANALOG ► DEVICES ADSP-8110/ADSP-8120 ADSP-7110/ADSP-7120 Floating Point Chip Set April, 1987 IF E A T U R E S • Complete floating point and integer processor chip set supports the ANSI/IEEE STD.754 and D EC F&G formats ■ Four data formats 64-bit floating point


    OCR Scan     		ADSP-8110/ADSP-8120 ADSP-7110/ADSP-7120 64-bit 32-bit ADSP-8110JG ADSP-8120JG ADSP-7110JG ADSP-7120JG sti 7110 an 7110 ATID IC AN 7110 wrJ flage 820an PDF

    AMD 29000

    Abstract: Am29C27 register file
    Text: Am 29027 Arithmetic Accelerator ADVANCE INFO R M ATIO N N CM O a 04 E < DISTINCTIVE CHARACTERISTICS High-speed floating-point accelerator for the Am29000 processor Comprehensive floating-point and integer instruction sets Single-, double-, and mixed-precision operations


    OCR Scan     		Am29027 Am29000 Am29C27 64-bit 169-lead AMD 29000 register file PDF

    SN74ACT8847

    Abstract: ACT8847 ti 8847
    Text: SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square Root in 14 Cycles


    OCR Scan     		SN74ACT8847 64-Bit 30-ns, 40-ns 50-ns ACT88X7 SN74ACT8847 ACT8847 ti 8847 PDF

    HAI 7203

    Abstract: ACT8847 74ACT8847 SN74 multiplier
    Text: TEXAS INSTR LOGIC SSE D 0^1723 GQÖS7G3 7 SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square


    OCR Scan     		SN74ACT8847 64-Bit SN74ACT8837 30-ns, 40-ns 50-ns SN74ACT8847 AGT88X7 HAI 7203 ACT8847 74ACT8847 SN74 multiplier PDF

    B3110

    Abstract: B3T10 PZK 20
    Text: B3110/B3120 B2110/B2120 / / B ip ola r [ Integrated / ' Technology, Inc. 5 3 "7 Floating Point Chip Set IF E A T U R E S • Complete floating point and integer processor chip set supports the ANSI/IEEE STD.754 and DEC F&G formats. ■ Four data formats


    OCR Scan     		B3110/B3120 B2110/B2120 64-bit 32-bit B3110 B3120 B2110 B2120 B3T10 PZK 20 PDF

    E17G

    Abstract: g31 m7 te Y8310 19c13 Am29C327
    Text: Am29C327 Double-Precision Floating-Point Processor FINAL DISTIN CTIVE CHARACTERISTICS • • • • • H ig h -p e rfo rm a n ce d o u b le -p re c is io n flo a tin g -p o in t processor Comprehensive floating-point and integer instruction sets Single VLSI device performs single-, double-, and


    OCR Scan     		Am29C327 64-bit E17G g31 m7 te Y8310 19c13 PDF

    AM29C33

    Abstract: J-16
    Text: Am 29C327 Double-Precision Floating-Point Processor FINAL DISTINCTIVE CHARACTERISTICS • • • • • H ig h -p e rfo rm a n ce d o u b le -p re c is io n flo a tin g -p o in t processor Comprehensive floating-point and integer instruction sets Single VLSI device performs single-, double-, and


    OCR Scan     		Am29C327 64-bit AM29C33 J-16 PDF

    MB86907

    Abstract: 00FF mb8690
    Text: TurboSPARC Microprocessor User’s Guide October 1996 Revision 1.0 TurboSPARC Microprocessor User’s Manual Table of Contents Chapter 1 The TurboSPARC Microprocessor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 1.1 Integer Unit and Floating Point Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2


    Original     		PP-UM-20383-10/96 MB86907 00FF mb8690 PDF

    J-16

    Abstract: 1f s27
    Text: Am 29C327 Double-Precision Floating-Point Processor FINAL DISTIN CTIVE CH ARA CTERISTICS • • • • • H ig h -p e rfo rm a n ce d o u b le -p re c is io n flo a tin g -p o in t processor Comprehensive floating-point and integer instruction sets Single VLSI device performs single-, double-, and


    OCR Scan     		Am29C327 64-bit J-16 1f s27 PDF