Untitled
Abstract: No abstract text available
Text: m t IS61SP25618 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM ADVANCE INFORMATION MAY 1998 FEATURES DESCRIPTION • Internal self-timed write cycle TheIS S IIS61SP25618 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,
|
OCR Scan
|
PDF
|
IS61SP25618
100-Pin
119-pin
IS61SP25618
680X0TM,
39-0A
IS61SP25618-166TQ
IS61SP25618-166B
IS61SP25618-150TQ
|
Untitled
Abstract: No abstract text available
Text: m t IS61SP25618 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM ADVANCE INFORMATION APRIL 1998 FEATURES DESCRIPTION • Internal self-timed write cycle TheIS S IIS61SP25618 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,
|
OCR Scan
|
PDF
|
IS61SP25618
100-Pin
119-pin
IS61SP25618
680X0TM,
IS61SP25618-166TQ
IS61SP25618-166B
IS61SP25618-150TQ
IS61SP25618-150B
|