EP600PC
Abstract: gal22v8 GAL22CV10 EP600PC-3 DPLD610-25 EP600DC-3 PPLD610-25 ep600pc-45 EP910PC-40 EP900PC
Text: PinPin-Compatible PEEL Array Cross Reference Package, speed and power options Altera EP312 EP600PC EP600PC-45 EP600PC-3 EP600DC* EP600DC-3* EP610PC-35 EP610PC-30 EP610PC-25T EP610PC-25 EP610PC-20T EP610PC-20 EP610PC-15T EP610PC-15 EP610PI-30 EP610DC-35*
|
Original
|
PDF
|
EP312
EP600PC
EP600PC-45
EP600PC-3
EP600DC*
EP600DC-3*
EP610PC-35
EP610PC-30
EP610PC-25T
EP610PC-25
EP600PC
gal22v8
GAL22CV10
EP600PC-3
DPLD610-25
EP600DC-3
PPLD610-25
ep600pc-45
EP910PC-40
EP900PC
|
Untitled
Abstract: No abstract text available
Text: Preliminary Data INTERNATIONAL CMOS TECHNOLOGY, INC. INTERNATIONAL C M O S 37E D H March 1991 4640707 0D0043T 1 IS ICT PEEL 22CV10A CMOS Programmable Electrically Erasable Logic Device Featu res ^ ^ ^ ~<^~7 Architectural Flexibility — 132 product term x 44 input AND array
|
OCR Scan
|
PDF
|
0D0043T
22CV10A
12-configuration
|
22CV10Z
Abstract: No abstract text available
Text: S4E D 4ÔH0707 000107S 17b • ICT I C T INC , INC. PEEL 22CV10Z "Zero Power" CMOS Programmable Electrically Erasable Logic Device Features ■ Advanced CMOS EEPROM Technology ■ High Performance and Ultra-Low Power — tpD = 25ns, fmax=33.3MHz — Ice = 5mA at 1MHz
|
OCR Scan
|
PDF
|
H0707
000107S
22CV10Z
12-configuration
10-bit
22CV10Z
|
Untitled
Abstract: No abstract text available
Text: SME D MÖM07D7 GGOlGbb l b 3 • ICT I C T INC 'T tft'tf-V 'J , INC. PEEL 22CV1OA-15/PEEL 22CV1OAL-15 CMOS Programmable Electrically Erasable Logic Device Features Advanced CMOS EEPROM Technology Architectural Flexibility — 132 product term x 44 input AND array
|
OCR Scan
|
PDF
|
M07D7
22CV1OA-15/PEEL
22CV1OAL-15
115mA
25MHz
10-bit
|
Untitled
Abstract: No abstract text available
Text: l ^ = • INC. PEEL 16V8 Data Sheet October 1994 4Ô4G7Q7 00014b5 ^50 ■ [ [U Advanced Designation The "Advanced” designation on an ICT data sheet indicates that the product is not yet ready for release. The specifications are subject to change, are based on design goals or preliminary part evaluation, and
|
OCR Scan
|
PDF
|
00014b5
EEL22CV10A
PEEL22V10AZ
D0D147b
PEEL16V8
PEEL20CG10A
16V8s
20-pin
24-pin
22V10s,
|
Untitled
Abstract: No abstract text available
Text: September 1994 Preliminary Commercial INC. PEEL 22CV8 -15/-25 CMOS Programmable Electrically Erasable Logic Device Features Low Power Alternative to Standard PLDs — Lower power than quarter-power PALs and GALs — 10mA typical/15mA maximum power CMOS Electrically Erasable Technology
|
OCR Scan
|
PDF
|
22CV8
typical/15mA
24-pin
PEEL18CV8
2400bps,
|
PEEL22V10AZ
Abstract: No abstract text available
Text: September 1994 Preliminary Commercial INC. TM . PEEL 22V10AZ -15/-25 CMOS Programmable Electrically Erasable Logic Device Features Ultra Low Power — Ice = 25p.A typical at standby — Icc = 3.5mA (typical) at 1MHz — tpD = 15ns and 25ns versions • Architectural Flexibility
|
OCR Scan
|
PDF
|
22V10AZ
24-pin
28-pin
2400bps,
PEEL22V10AZ
|
Untitled
Abstract: No abstract text available
Text: September 1994 Commercial Preliminary INC. PEEL 20V8 -15/-25 CMOS Programmable Electrically Erasable Logic Features Compatible with Popular 20V8 Devices — 20V8 socket and function compatible — Programs with standard 20V8 JEDEC file — 24-pin DIP/SOIC, 28-pin PLCC packages
|
OCR Scan
|
PDF
|
24-pin
28-pin
2400bps,
|
22CV10AP
Abstract: 22cv10 nte quick cross ict peel 18CV8J palce programmer schematic blackjack vhdl code PA7140J-20 INTEL PLD910 PALCE610
Text: Data Book General Information PEEL Arrays PEEL Devices Special Products and Services Development Tools Application Notes and Reports Package Information PLACE Users Manual_ Introduction to PLACE PLACE Installation Getting Started with PLACE Operation Reference Guide
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Preliminary Commercial PEEL 22LV10AZ-25 CMOS Programmable Electrically Erasable Logic Device FEATURES • Low Voltage, Ultra Low Power Operation - Vcc = 2.7 to 3.6 V - Icc =25 uA typical at standby - Icc = 2 mA (typical) at 1 MHz - Meets JEDEC LV Interface Spec (JESD8-A)
|
OCR Scan
|
PDF
|
22LV10AZ-25
22LV1OAZ
PEEL22LV1
OAZP-25
24-pin
PEEL22LV1OAZJ-25
28-pin
PEEL22LV1OAZS-25
PEEL22LV1OAZT-25
|
Untitled
Abstract: No abstract text available
Text: INTERNATIONAL C M O S MÔ4D7Q7 00DQ3SÖ 1 37E D Product Preview INTERNATIONAL CMOS TECHNOLOGY, INC. PEEL 20CG10-12/PEEL 20CG10=15 CMOS Programmable Electrically Erasable Logic Device Features • 1 Micron CMOS EEPROM Technology Architectural Flexibility — 92 product temi X 44 input AND array
|
OCR Scan
|
PDF
|
00DQ3SÃ
20CG10-12/PEEL
20CG10
12-configuration
105mA
20CG10-12
20CQ10-15
24-pin
PEEL20CQ10
|
Untitled
Abstract: No abstract text available
Text: INTERNATIONAL C M O S 5SE D 4flMQ707 DOOQMl 2 Product Preview INTERNATIONAL CMOS TECHNOLOGY, INC. 7 PEElIM 20CG10-12/PEE! 20CG1 0-15 CMOS Programmable Electrically Erasable Logic Device Features • 1 Micron CMOS EEPROM Technology Architectural Flexibility
|
OCR Scan
|
PDF
|
4flMQ707
20CG10-12/PEE!
20CG1
12-configuration
105mA
20CG10-12
20CG10-15
|
Untitled
Abstract: No abstract text available
Text: Preliminary Commercial PEEL 18LV8Z-25 CMOS Programmable Electrically Erasable Logic Device FEATURES • Low Voltage, Ultra Low Power Operation - Vcc = 2.7 to 3.6 V - Icc =25 uA typical at standby - Icc = 2 mA (typical) at 1 MHz - Meets JEDEC LV Interface Spec (JESD8-A)
|
OCR Scan
|
PDF
|
18LV8Z-25
20-Pin
|
Untitled
Abstract: No abstract text available
Text: Preliminary Commercial IN C . PEEL 22CV1 OAZ -15/-25 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility — 133 product term x 44 input AND array — Up to 22 inputs and 10 I/O pins — 12 possible macrocell configurations
|
OCR Scan
|
PDF
|
22CV1
24-pin
28-pin
25jiA
0G01bfi3
40-Pin
0001bfl4
|
|
Untitled
Abstract: No abstract text available
Text: , INC. PEEL 20CG1 OA-15/PEEL™ 20CG1OAL-15 C M O S Program m able Electrically Erasable Logic Device F e a tu re s • Advanced CMOS EEPROM Technology ■ Architectural Flexibility — 92 product term X 44 input AND array — Up to 22 inputs and 10 outputs
|
OCR Scan
|
PDF
|
20CG1
OA-15/PEELâ
20CG1OAL-15
12-configuration
115mA
25MHz
24-pin
10-bit
|
Untitled
Abstract: No abstract text available
Text: S4E D 4040707 DDQ1D50 ÖTb « I C T I C T INC , INC._ PEEL 20CG1 OA-15/PEEL™ 20CG1OAL-15 CMOS Programmable Electrically Erasable Logic Device Features T 'M b - i'î 'Ç n • Architectural Rexfciirryr I — 92 product term X 44 input AND array
|
OCR Scan
|
PDF
|
DDQ1D50
20CG1
OA-15/PEELâ
20CG1OAL-15
12-configuration
115mA
25MHz
24-pin
10-bit
|
Untitled
Abstract: No abstract text available
Text: 37E D INTERNATIONAL C M O S 4040707 000030b b INTERNATIONAL CMOS TECHNOLOGY, INC. Product Preview T-46-19-07 , TM PEEL 173-15 CMOS Programmable Electrically Erasable Logic Device Features • ADVANCED CMOS EEPROM TECHNOLOGY ■ FPLA ARCHITECTURE — 12 inputs and 10 l/Os
|
OCR Scan
|
PDF
|
000030b
T-46-19-07
PLS173
PEEL173-15
|
PEEL22CV10P
Abstract: ict PEEL22cv10p
Text: INTERNATIONAL C M O S 9: 3 7E 4 0 * 4 0 70 7 D 0Q003bb Product Previev; INTERNATIONAL CMOS TECHNOLOGY, INC. T ^ 6 - Í 9 0 / PEELLm 22CV1 0-12/PEE1T22CV10=15 CMOS Programmable Electrically Erasabi Logic Device Features Architectural Flexibility — 132 product term x 44 input AND array
|
OCR Scan
|
PDF
|
0Q003bb
22CV1
0-12/PEE1T22CV10
105mA
22CV10P-12
22GV10P-15
PEEL22CV10
PEEL22CV10P
ict PEEL22cv10p
|
Untitled
Abstract: No abstract text available
Text: Preliminary Information INC. PEEL 173-12/PEEL™173-15 CMOS Programmable Electrically Erasable Logic Device Features ADVANCED CMOS EEPROM TECHNOLOGY FPLA ARCHITECTURE — 12 inputs and 10 l/Os — Programmable AND/OR arrays — 42 product terms: 32 logic terms, 10 control terms
|
OCR Scan
|
PDF
|
173-12/PEELâ
PLS173
PEEL173
|
Untitled
Abstract: No abstract text available
Text: INTERNATIONAL SSE D C M O S 4040707 ODOöni 7 Product Preview INTERNATIONAL CMOS TECHNOLOGY, INC. PEEC"22CV1 0-12/PEEll"22CV10-15 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility — • 132 product term x 44 input AND array
|
OCR Scan
|
PDF
|
22CV1
0-12/PEEll
22CV10-15
105mA
22CV10P-12
22CV10P-15
|
Untitled
Abstract: No abstract text available
Text: Preliminary Data INTERNATIONAL CMOS TECHNOLOGY, INC. March 1991 PEEL 22CV10A CMOS Programmable Electrically Erasable Logic Device Features • Advanced CMOS EEPROM Technology Architectural Flexibility — 132 product term x 44 input AND array — Up to 22 inputs and 10 outputs
|
OCR Scan
|
PDF
|
22CV10A
12-configuration
110mA
|
Untitled
Abstract: No abstract text available
Text: Commercial/ Industrial INC. PEEL 22CV10A -5/-7/-10/-15/L-15/-25 CMOS Programmable Electrically Erasable Logic Features High Speed/Low Power — Speeds ranging from 5ns to 25ns — Power as low as 67mA at 25MHz Architectural Flexibility — 132 product term X 44 input AND array
|
OCR Scan
|
PDF
|
22CV10A
-5/-7/-10/-15/L-15/-25
25MHz
24-pin
28-pin
22V10
Enhanc28)
0G01bfi3
|
ICT Peel
Abstract: International CMOS Technology 82s173 PEEL22CP210 PLS173 PEEL programming
Text: INTERNATIONAlr-CMO! TECHNOLOGY INC. Product Preview nrrrmhor 11ftfi I \PEEL2 CMOS Programmable Electrically Erâsabfèf1Logic Device O S £/> Ky Features • ADVANCED CMOS E2PROM TECHNOLOGY — Super-sets the Signetics PLS173 _~ — PC-based software translates existing JEDEC files to
|
OCR Scan
|
PDF
|
11fifÃ
PLS173
PEEL22CP210
ICT Peel
International CMOS Technology
82s173
PLS173
PEEL programming
|
Untitled
Abstract: No abstract text available
Text: Product Preview INTERNATIONAlr-CMOi TECHNOLOGY INC. Ftrrrmhnrlinii I \PEEL2 CMOS Programmable Electrically EràsàtrtèT Logic Device: Features ADVANCED CMOS E2PROM TECHNOLOGY — CMOS: 25mA + .7mA/MHz Max — TTL: 35mA + .7mA/MHz Max HIGH PERFORMANCE —
|
OCR Scan
|
PDF
|
PLS173
22CP210
PEEL22CP210
|