555 TIMER IC
Abstract: sine wave generator using ic 555 IC 555 dark detector alarm using 555 timer cookbook for ic 555 datasheet of ic 555 schmitt trigger using ic 555 working of light sensitive alarm with timer 555 7555 low power timer ic ic 555 timer working
Text: A 555 Timer IC Tutorial Página 1 de 21 by Tony van Roon The 555 timer IC was first introduced arround 1971 by the Signetics Corporation as the SE555/NE555 and was called "The IC Time Machine" and was also the very first and only commercial timer ic available. It provided circuit designers and hobby tinkerers with a relatively
|
Original
|
SE555/NE555
60sec.
antoon/gadgets/555
555 TIMER IC
sine wave generator using ic 555
IC 555
dark detector alarm using 555 timer
cookbook for ic 555
datasheet of ic 555
schmitt trigger using ic 555
working of light sensitive alarm with timer 555
7555 low power timer ic
ic 555 timer working
|
PDF
|
555 timer datasheet
Abstract: sine wave generator using ic 555 7555 low power timer ic IC 555 dark detector alarm using 555 timer 555 timer astable multivibrator ic 555 timer ic 555 timer astable multivibrator schmitt trigger using ic 555 555 timer
Text: by Tony van Roon Thank you Ron Harrison from Micron Technology, Inc. for pointing out the errors in this tutorial! The 555 timer IC was first introduced around 1971 by the Signetics Corporation as the SE555/NE555 and was called "The IC Time Machine" and was also the very first and only
|
Original
|
SE555/NE555
60sec.
referens\FAKTA\TUTORIALS\555\555
20Timer-Oscil.
555 timer datasheet
sine wave generator using ic 555
7555 low power timer ic
IC 555
dark detector alarm using 555 timer
555 timer astable multivibrator ic
555 timer ic
555 timer astable multivibrator
schmitt trigger using ic 555
555 timer
|
PDF
|
LEAPER-3
Abstract: 74189 7489 sram 4N34 89C51 interfacing with lcd display ic 74192 pin configuration interfacing 20x4 LCD with 89c51 IC 74189 DATA LEAP-U1 LEAPER-10 driver
Text: COMPANY PROFILE 1 Leap Electronic was established in 1980 located in Taipei Taiwan. With great experienced employees, Leap has dedicated on test equipment and provided a whole and perfect environment of development. Additional, the Company has been qualified by major IC manufacturer such as ATMEL, AMD, MICROCHIP, WINBOND,etc.
|
Original
|
PIC16C52/54/54A
PIC16C55/56/57/57A/58A
PIC12C508/509
PIC16C61
PIC16C620/621/622
PIC16C71/710
PIC16C62/63/64/65
PICC16C72/73/74/74A
PIC16C83/84
PIC17C42/42A/43/44
LEAPER-3
74189
7489 sram
4N34
89C51 interfacing with lcd display
ic 74192 pin configuration
interfacing 20x4 LCD with 89c51
IC 74189 DATA
LEAP-U1
LEAPER-10 driver
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HA RR IS S E M I C O N D S E C T O R SfiE ]> • 3 HAS«!? M 3 D 2 27 1 G G 4 4 2 7 A 03b * H A S HCTS244MS Radiation Hardened Octal Buffer/Line Driver, Tri-State D ecem ber 1992 Features Pinouts - r - S L r C T \ 20 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR, CDIP2-T20, LEAD FINISH C
|
OCR Scan
|
HCTS244MS
MIL-STD-1835
CDIP2-T20,
utputs-15
108x106
05A/cm2
100nmx100nm
|
PDF
|
7486 XOR gate
Abstract: 8mcomp XOR 7486 Truth Table 74192 4count XOR 7486 GATE 16cudslr 7472 truth table 7486 xor 74194 truth table
Text: PROGRAMMABL E a \ l o g ic s o f t w a r e I-WV i1 I— rT -U U PLS-MAX =Er - ]T — n V n i n ni l A V P L S -m A X MAX+PLUS FEATURES GENERAL DESCRIPTION • Unified Development system for the entire Multiple Array Matrix MAX family of EPLDs. • Multiple design entry methods including a hier
|
OCR Scan
|
|
PDF
|
Flip-Flop 7473
Abstract: zl58 7473 latch
Text: Actel Mask Programmed Gate Arrays Features Description Mask Programmed versions of Actel Field Programmable Gate Arrays FPGAs Significant cost reduction for medium- to high-volume applications Pin-for-pin compatible with Actel FPGAs PCI Local Bus Revision 2 Compliant
|
OCR Scan
|
M1460
176-Pln
Flip-Flop 7473
zl58
7473 latch
|
PDF
|
74LS82
Abstract: 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 advantages for ic 7473 4 BIT COUNTER 74669 la 4508 ic schematic diagram XF107 74295 random number generator by using ic 4011 and 4017
Text: General Features The SCxD4 series of high performance CMOS gate arrays offers the user the ability to realise customised VLSI inte grated circuits featuring the speed performance previously obtainable only with bipolar technologies whilst retaining all the advantages of CMOS technology; low power consum p
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET MOS INTEGRATED CIRCUIT ¿¿PD75P316A 4-BIT SINGLE-CHIP MICROCOMPUTER DESCRIPTION The /¿PD75P316A is a product of the /iPD75316 with on-chip ROM having been replaced with the one-time PROM or EPROM . It is most suitable for test production during system development and for production in sm all amounts since it
|
OCR Scan
|
PD75P316A
PD75P316A
/iPD75316
PD75316/75P316,
EEU-730
EEU-704
PG-1500
IEI-635
IEI-1207
IEI-1209
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 2Mb: 128K x 18, 64K x 32/36 PIPELINED, SCD SYNCBURST SRAM M IC R O N I TECHNOLOGY, INC. MT58LC128K18D9, MT58LC64K32D9, MT58LC64K36D9; MT58LC128K18G1, MT58LC64K32G1, MT58LC64K36G1 3.3V Vdd, 3.3V o r 2.5V I/O, P ipelined, S ingle-C ycle 2Mb SYNCBURST SRAM D eselect
|
OCR Scan
|
MT58LC128K18D9,
MT58LC64K32D9,
MT58LC64K36D9;
MT58LC128K18G1,
MT58LC64K32G1,
MT58LC64K36G1
|
PDF
|
744040
Abstract: scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395
Text: July 1985 SCX m icroC M O S G ate A rray Fam ily A pplication G uide TABLE OF CONTENTS 1.0 General Description . 2 2.0 Product Features. 2 Enhanced Product Features. . 2
|
OCR Scan
|
AA32096
744040
scx6206
74589
744020
Flip-Flop 7471
744017
744017 counter
sn 74373
scx6218
74395
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 2Mb: 128K x 18, 64K x 32/36 PIPELINED, DCD SYNCBURST SRAM M IC R O N I TECHNOLOGY, INC. MT58L128L18D, MT58L64L32D, MT58L64L36D 2Mb SYNCBURST SRAM 3 . 3 V V d d , 3 .3 V I/O, Pipelined, Double-Cycle Deselect FEATURES • • • • • • • • • •
|
OCR Scan
|
MT58L128L18D,
MT58L64L32D,
MT58L64L36D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 2Mb: 128K x 18, 64K x 32/36 PIPELINED, SCD SYNCBURST SRAM MT58L128L18P, MT58L64L32P, MT58L64L36P; MT58L128V18P, MT58L64V32P, MT58L64V36P 2Mb SYNCBURST SRAM 3.3V Vdd, 3.3V or 2.5V I/O, Pipelined, Single-Cycle Deselect FEATURES • Fast clock and OE# access times
|
OCR Scan
|
MT58L128L18P,
MT58L64L32P,
MT58L64L36P;
MT58L128V18P,
MT58L64V32P,
MT58L64V36P
|
PDF
|
744040
Abstract: 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218
Text: July 1985 Jim Semiconductor SCX microCMOS Gate Array Family Application Guide TABLE OF CONTENTS General Description . 2 2.0 Product F eatures. 2.0.1 Enhanced Product Features.
|
OCR Scan
|
AA32096
744040
744017
Scx6206
sn 74373
latch 74574
744020
Flip-Flop 7471
74292
74299 universal shift register
SCX6218
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TTL Design Cases and Guidelines Application Report CA129 Texas Instruments Limited • Manton Lane • Bedford • Phone 0234 67466 • Telex 82178 The first seven items herein are articles by Bill Heniford which appeared in the “Customer Engineering Clinic” section of EDN magazine from January through April, 1969. Each
|
OCR Scan
|
CA129
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: ADVANCE 128K X 18, 64Kx 32/36 3.3V I/O, PIPELINED, SCD SYNCBURST SRAM MICRON I TECHNOLOGY, INC. MT58LC128K18D9, MT58LC64K32D9, MT58LC64K36D9 SYNCBURST SRAM 3.3V Supply, Pipelined, Burst Counter and Single-Cycle Deselect FEATURES • Fast access times: 3.5ns, 3.8ns, 4.2ns, 4.5ns and 6ns
|
OCR Scan
|
MT58LC128K18D9,
MT58LC64K32D9,
MT58LC64K36D9
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1Mb: 64K x 18, 32Kx 32/36 PIPELINED, SCD SYNCBURST SRAM MT58L64L18P, MT58L32L32P, MT58L32L36P 1Mb SYNCBURST SRAM 3.3V Vdd, 3.3V I/O, Pipelined, Single-Cycle Deselect FEATURES • Fast clock and OE# access times • Single +3.3V +0.3V/-0.165V pow er supply Vdd
|
OCR Scan
|
MT58L64L18P,
MT58L32L32P,
MT58L32L36P
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE M i r n n M 12 o K X 1 8 , b4 K X 3 2 /3 6 I 2.5V I/O, PIPELINED, DCD SYNCBURST SRAM Q X /M f^ D I i n Q T MT58LC128K18F1, MT58LC64K32F1, MT58LC64K36F1 O T IN v /D U llO I C D A IW I 3.3V Supply, +2.5V I/O, Pipelined, Burst Counter and Double-Cycle Deselect
|
OCR Scan
|
MT58LC128K18F1,
MT58LC64K32F1,
MT58LC64K36F1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE M i r n n 1 2 o K X 1 8 , b 4 K X 3 2 /3 6 M I 2.5V I/O, PIPELINED, SCD SYNCBURST SRAM Q X /M f^ D I i n Q T MT58LC128K18G1, MT58LC64K32G1, MT58LC64K36G1 D T IN v /D U llO I C D A IW I 3.3V Supply, +2.5V I/O, Pipelined, Burst Counter and Single-Cycle Deselect
|
OCR Scan
|
MT58LC128K18G1,
MT58LC64K32G1,
MT58LC64K36G1
|
PDF
|
16CUDSLR
Abstract: 7474 D flip flop free alu 74382 counter schematic diagram 74161 sn 74373 pin diagram of ic 74190 ALU IC 74381 HFJV1 MUX 74151 IC 74373 truth table
Text: PLDS-MAX & PLS-MAX M MAX+PLUS Program mable Logic Developm ent System & Software M Data Sheet September 1991, ver. 1 □ □ □ □ □ □ □ □ □ S o ftw a re su p p o rt for M A X 5000 M u ltip le A rray M atriX E PL D s H ierarch ical d esig n entry m eth o d s for b oth g rap h ic and text d esig n s
|
OCR Scan
|
7400-series
486-b
16CUDSLR
7474 D flip flop free
alu 74382
counter schematic diagram 74161
sn 74373
pin diagram of ic 74190
ALU IC 74381
HFJV1
MUX 74151
IC 74373 truth table
|
PDF
|
N9239
Abstract: No abstract text available
Text: ADVANCE 256Kx18>128Kx32/36 MICRON I 2.5V I/O, PI PELI NED, DCD S Y N C B U R S T SRAM C V K I P D I I D C T O Y I M O D U n O C D ^ I A IU| 1*1 MT58LC256K18F1, MT58LC128K32F1, MT58LC128K36F1 3.3V Supply, +2.5V I/O, Pipelined, Burst Counter and Double-Cycle Deselect
|
OCR Scan
|
MT58LC256K18F1,
MT58LC128K32F1,
MT58LC128K36F1
N9239
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE 128K X 18, 64Kx 32/36 3.3V I/O, PIPELINED, DCD SYNCBURST SRAM MICRON I TECHNOLOGY, INC. SYNCBURST SRAM MT58LC128K18C6, MT58LC64K32C6, MT58LC64K36C6 3.3V Supply, Pipelined, Burst Counter and Double-Cycle Deselect FEATURES • Fast access times: 3.5ns, 3.8ns, 4.2ns, 4.5ns and 6ns
|
OCR Scan
|
MT58LC128K18C6,
MT58LC64K32C6,
MT58LC64K36C6
|
PDF
|
Untitled
Abstract: No abstract text available
Text: l U II^ E a r n iM I 1 Mb: 64K x 18, 32K x 32/36 3.3V I/O, PIPELINED, SCD SYNCBURST SRAM 1Mb SYNCBURST MT58LC32K32D9' S R A IV /I w a ij - h w i 3.3V V dd, 3.3V I/O, Pipelined, Single-Cycle Deselect FEATURES • Fast clock and OE# access times • Single +3.3V +0.3V/-0.165V power supply Vdd
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 2Mb: 128K x 18, 64K x 32/36 PIPELINED, DCD SYNCBURST SRAM MT58LC128K18C6, MT58LC64K32C6, MT58LC64K36C6; MT58LC128K18F1, MT58LC64K32F1, MT58LC64K36F1 2Mb SYNCBURST SRAM 3 .3 V V dd , 3 .3 V or 2 .5 V I/O, Pipelined, Double-Cycle Deselect FEATURES • Fast clock and OE# access times
|
OCR Scan
|
MT58LC128K18C6,
MT58LC64K32C6,
MT58LC64K36C6;
MT58LC128K18F1,
MT58LC64K32F1,
MT58LC64K36F1
|
PDF
|
32K32C
Abstract: No abstract text available
Text: M I^ E a r n iM I 1M b 1 Mb: 64K x 18, 32K x 32/36 3.3V I/O, PIPELINED, DCD SYNCBURST SRAM S Y N C B U R S T ¡ S c a r c e SRAM w a ij M T58LC 32K32C 6' 3.3V Vdd, 3.3V I/O, Pipelined, Double-Cycle Deselect hw i FEATURES • Fast clock and OE# access times
|
OCR Scan
|
T58LC
32K32C
|
PDF
|
