Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    IC 74139 DECODER Search Results

    IC 74139 DECODER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    HC9P55564-5 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, PDSO16, Visit Rochester Electronics LLC Buy
    HC1-55564-9 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, CDIP14, Visit Rochester Electronics LLC Buy
    9317CDC Rochester Electronics LLC 9317 - Decoder/Driver, TTL, CDIP16 Visit Rochester Electronics LLC Buy
    AM25LS2548DM/R Rochester Electronics LLC AM25LS2548 - Chip Select Address Decoder with Acknowledge Visit Rochester Electronics LLC Buy
    9317CDM Rochester Electronics LLC 9317 - Decoder/Driver, TTL, CDIP16 Visit Rochester Electronics LLC Buy

    IC 74139 DECODER Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    LEAPER-3

    Abstract: 74189 7489 sram 4N34 89C51 interfacing with lcd display ic 74192 pin configuration interfacing 20x4 LCD with 89c51 IC 74189 DATA LEAP-U1 LEAPER-10 driver
    Text: COMPANY PROFILE 1 Leap Electronic was established in 1980 located in Taipei Taiwan. With great experienced employees, Leap has dedicated on test equipment and provided a whole and perfect environment of development. Additional, the Company has been qualified by major IC manufacturer such as ATMEL, AMD, MICROCHIP, WINBOND,etc.


    Original     		PIC16C52/54/54A PIC16C55/56/57/57A/58A PIC12C508/509 PIC16C61 PIC16C620/621/622 PIC16C71/710 PIC16C62/63/64/65 PICC16C72/73/74/74A PIC16C83/84 PIC17C42/42A/43/44 LEAPER-3 74189 7489 sram 4N34 89C51 interfacing with lcd display ic 74192 pin configuration interfacing 20x4 LCD with 89c51 IC 74189 DATA LEAP-U1 LEAPER-10 driver PDF

    ic 74138 pin diagram

    Abstract: IC 74138 74138 ic diagram ic 74139 decoder pin diagram ic 74139 74138 OCTAL decoder decoder IC 74138 of ic 74138 74138 IC decoder IC 74139 pin diagram
    Text: h a r r is H PL-Q 2C 339 Programmable Chip Select Decoder PCSD Features • • • • • • • • • • Pinouts Memory or I/O Chip Select Decoding, Replaces 3-7 ICs Superset of the Industry Standard 74138/74139 Microprocessor Bus Oriented Interlace


    OCR Scan     		HPL-82C339-5. PL-82C339-9. HPL-82C339-8. 1250C HPL-82C339 ic 74138 pin diagram IC 74138 74138 ic diagram ic 74139 decoder pin diagram ic 74139 74138 OCTAL decoder decoder IC 74138 of ic 74138 74138 IC decoder IC 74139 pin diagram PDF

    ic 74138 pin diagram

    Abstract: 74138 PIN DIAGRAM 74139 pin diagram 74138 OCTAL decoder ic 74139 ic 74139 decoder pin diagram ic 74138 gl520 74139 ic 74139 decoder chip pinout
    Text: H a r r is HPL-82C339 Programmable Chip Select Decoder PCSD F eatures • • • • • • • • • • Pinouts Memory or I/O Chip Select Decoding, Replaces 3-7 ICs Superset of the Industry Standard 74138/74139 Microprocessor Bus Oriented Interlace


    OCR Scan     		HPL-82C339 HPL-82C339-5. HPL-82C339-9. HPL-82C339-8. 1250C ic 74138 pin diagram 74138 PIN DIAGRAM 74139 pin diagram 74138 OCTAL decoder ic 74139 ic 74139 decoder pin diagram ic 74138 gl520 74139 ic 74139 decoder chip pinout PDF

    ic 74139

    Abstract: ic 74139 decoder pin diagram decoder IC 74139 74139 ic features of ic 74139 74139 decoder chip pinout 74HCxx of ic 74139 ic 74139 decoder 74139 pin diagram
    Text: 33 H a r r is HPL -Q2C139 o> CO O <M CO Programmable Chip Select Decoder PCSD • Memory or I/O Chip Select Decoding, Replaces 2-3 ICs T O P VIEW • Similar to Industry Standard 74139 A C 1 16 3 • Microprocessor Bus Oriented Interface lb n 2 15 3 ŸÔ


    OCR Scan     		-Q2C139 16-Pin -40OC -550C HPL-82C139 ic 74139 ic 74139 decoder pin diagram decoder IC 74139 74139 ic features of ic 74139 74139 decoder chip pinout 74HCxx of ic 74139 ic 74139 decoder 74139 pin diagram PDF

    ic 74139 decoder pin diagram

    Abstract: 74139 pin diagram ic 74139 74139 decoder chip pinout decoder 74139 74139 decoder IC 74139 features of ic 74139 74139 decoder CI 74139
    Text: S I h a r r is H P L -Q 2 C 1 3 9 Programmable Chip Select Decoder PCSD Pinout Features • T O P V IE W Mem ory o r I/O C hip Select Decoding, Replaces 2-3 ICs • S im ilar to Ind ustry Standard 74139 A • A rchitectu re O ptim ized fo r “ Bootstrap D ecoding"


    OCR Scan     		-Q2C139 16-Pin -40OC HPL-82C139 ic 74139 decoder pin diagram 74139 pin diagram ic 74139 74139 decoder chip pinout decoder 74139 74139 decoder IC 74139 features of ic 74139 74139 decoder CI 74139 PDF

    ic 74139 decoder pin diagram

    Abstract: ic 74139 decoder IC 74139 74139 ic
    Text: CSD H a r r i s HPL-82C339 Programmable Chip Select Decoder PCSD Features Pinouts • M em o ry or I/O C h ip S elect D ecoding, R eplaces 3-7 ICs TO P VIEW • Superset of the Industry S tandard 7 41 38/74139 • M icroprocessor Bus O riented Interface


    OCR Scan     		HPL-82C339 ic 74139 decoder pin diagram ic 74139 decoder IC 74139 74139 ic PDF

    ic 74139

    Abstract: ic 74139 decoder pin diagram 74139 ic LS 74139
    Text: 33 Harris H P L -Q 2 C 1 3 9 Programmable Chip Select Decoder PCSD Features • Pinout TO P VIEW M em ory or I/O C h ip S elect D ecoding, Replaces 2-3 ICs • Sim ilar to Industry Standard 74139 A C I 16 D • M icroprocesso r Bus O riented Interface


    OCR Scan     		HPL-82C139 ic 74139 ic 74139 decoder pin diagram 74139 ic LS 74139 PDF

    Untitled

    Abstract: No abstract text available
    Text: DATEL INC / 07E D • SbSlSbl DDD1D0H 3 ■ SCM -100, SCM-101 Four-Channel, Iso lated Signal Conditioning M odules T - 7 J -// -0 7 FEATURES • « • • • • • Wide Input span range 4-Channal operation ±1000 Volts peak Isolation voltage 1S6 dB CMR


    OCR Scan     		SCM-101 SCM-100, SCM-100 SCM-101 SCM-100/101 SCM-100A SCM-100B 02048-1194/TEL PDF

    truth table for ic 74138

    Abstract: 16CUDSLR ALU IC 74183 IC 74151 diagram and truth table 74183 alu 74147 pin diagram and truth table pin diagram of IC 74184 HP-7475A 7408 ic truth table IC 74373 truth table
    Text: PLCAD-SUPREME & PLS-SUPREME A+PLUS Programmable Logic Development System & Software Data Sheet September 1991, ver. 1 Features J J J J □ □ H igh-level su p p o rt for A ltera's general-purpose Classic EPLDs M ultiple design entry m ethods LogiCaps schem atic capture


    OCR Scan     		44-Mbyte, 386-based truth table for ic 74138 16CUDSLR ALU IC 74183 IC 74151 diagram and truth table 74183 alu 74147 pin diagram and truth table pin diagram of IC 74184 HP-7475A 7408 ic truth table IC 74373 truth table PDF

    74138 decoder

    Abstract: 74139 decoder 74139 pin diagram SCM-101 decoder 74139 SCM100B datel scm-101 AS-002 AO SCM-100A 74138 logic circuit
    Text: DATEL INC 07E D • S b 51S b 1 00D10D4 3 ■ SCM -100, SCM-101 Four-Channel, Isolated Signal Conditioning M odules E D M T ÎE L T -7} - n - o i FEATURES • Wide input span range « 4-Channel operation • ±1000 Volts peak Isolation voltage • 1S6 dB CMR


    OCR Scan     		Sb51Sti SCM-100, SCM-101 SCM-100 SCM-100/101 SCM-100A SCM-100B SCM-101 74138 decoder 74139 decoder 74139 pin diagram decoder 74139 SCM100B datel scm-101 AS-002 AO 74138 logic circuit PDF

    ic 74226

    Abstract: jk flip flop 74103 ic D flip flop 7474 7471 rs flip flop 4011 flip flop IC 7400 SERIES list Ic ttl 7490, 7493, 7495 ci 74386 7414 NOT gate ic IC LA 74141
    Text: 1SE D RICOH CORP/ ELECTRONIC 7 7 4 4bTO 0G0Q7Qt, b RICOH No. 84-01 4-1-1984 Microelectronic Specification T -tfZ -3 1 RP3G01 0 2 • A N A L O G /D IG IT A L B I- C M O S GATE ARRAYS EFFICIENCY GENERAL DESCRIPTIO N T h e R P 3 G 01 and R P 3 G 0 2 a r e A n a lo g /D ig ita l


    OCR Scan     		RP3G01 RP3G01 ic 74226 jk flip flop 74103 ic D flip flop 7474 7471 rs flip flop 4011 flip flop IC 7400 SERIES list Ic ttl 7490, 7493, 7495 ci 74386 7414 NOT gate ic IC LA 74141 PDF

    asynchronous 4bit up down counter using jk flip flop

    Abstract: counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T his series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		MSM70V000 MSM70V000, asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER PDF

    7486 XOR gate

    Abstract: 8mcomp XOR 7486 Truth Table 74192 4count XOR 7486 GATE 16cudslr 7472 truth table 7486 xor 74194 truth table
    Text: PROGRAMMABL E a \ l o g ic s o f t w a r e I-WV i1 I— rT -U U PLS-MAX =Er - ]T — n V n i n ni l A V P L S -m A X MAX+PLUS FEATURES GENERAL DESCRIPTION • Unified Development system for the entire Multiple Array Matrix MAX family of EPLDs. • Multiple design entry methods including a hier­


    OCR Scan     		PDF

    74139 for bcd to excess 3 code

    Abstract: design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder
    Text: • G E N E R A L D ESCRIPTIO N T h e M S M 7 0 H 0 0 0 series is the gate array L S I based on the m aster slice m ethod using the high perfo rm an ce silico n gate 2 m icro n H C M O S process w ith the d u al-layer m etal s tru ctu re . T h is series has the featu res to ea sily realize fu n c tio n s o f the sch m itt trig ger, c ry s ta l/


    OCR Scan     		MSM70H000 MSM70H000, 74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder PDF

    7408, 7404, 7486, 7432 use NAND gate

    Abstract: JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64
    Text: MB65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS F U JIT S U June 1986 Edition 2.0 DESCRIPTION The Fujitsu MB65xxxx/M B66xxxx/M B67xxxx family are a series o f high perform ance CMOS gate arrays designed to provide high density, low pow er, and operating speeds th a t are com parable to standard bipolar logic. The A V M 865xxxx series is an ideal


    OCR Scan     		MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx M865xxxx) MB67xxxx) MB66xxxx) 350AVB 540AVB 850AVB 7408, 7404, 7486, 7432 use NAND gate JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64 PDF

    up down counter using IC 7476

    Abstract: full adder using Multiplexer IC 74151 74154 shift register IC sk 7443 full adder circuit using ic 74153 multiplexer DN 74352 full adder using ic 74138 74183 adder pin function of ic 74390 7478 J-K Flip-Flop
    Text: FUJITSU MICROELECTRONICS FUJITSU 37417bH 0010SÔ3 23E D MB65XXXX MB66XXXX MB67XXXX AV CMOS SERÍES GATE ARRAYS ~ June 1986 Edition 2.0 : T - 4 2 - n - o °i DESCRIPTION S The Fujitsu MB65xxxx/MB66xxxx/MB67xxxx family are a series of high performance CMOS gate arrays designed to provide high


    OCR Scan     		37417bH 0010S MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) 350AVB S40AVB up down counter using IC 7476 full adder using Multiplexer IC 74151 74154 shift register IC sk 7443 full adder circuit using ic 74153 multiplexer DN 74352 full adder using ic 74138 74183 adder pin function of ic 74390 7478 J-K Flip-Flop PDF

    IC 3-8 decoder 74138 pin diagram

    Abstract: full adder using ic 74138 full adder using Multiplexer IC 74151 pin diagram for IC 7483 for 4 bit adder chip and pin diagram of IC 7491 DN 74352 circuit diagram for IC 7483 full adder application of ic 74153 ic 74148 block diagram 74191, 74192, 74193 circuit diagram
    Text: MB65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS F U JIT S U June 1986 Edition 1.0 DESCRIPTION The Fujitsu MB65xxxx/MB66xxxx/MB67xxxx family are a series of high performance CMOS gate arrays designed to provide high density, low power, and operating speeds that are comparable to standard bipolar logic. The AV MB65xxxx series is an ideal


    OCR Scan     		MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) MB66xxxx) IC 3-8 decoder 74138 pin diagram full adder using ic 74138 full adder using Multiplexer IC 74151 pin diagram for IC 7483 for 4 bit adder chip and pin diagram of IC 7491 DN 74352 circuit diagram for IC 7483 full adder application of ic 74153 ic 74148 block diagram 74191, 74192, 74193 circuit diagram PDF

    ALU IC 74381

    Abstract: encoder IC 74147 16CUDSLR 74139 truth table alu 74382 truth table for 7446 from ic 7447 truth table IC 74373 truth table pin diagram of ic 74190 truth table for ic 74138
    Text: PLDS-HPS, PLS-HPS, PLS-OS & PLS-ES A N & * r a \ MAX+PLUS II Programmable Logic Development System & Software Data Sheet S eptem ber 1991, ver. 1 U M A X + P L U S II is the single, u nified d e velo p m e n t system for A lte ra 's C lassic, M A X 5000, M A X 7000, and S T G E P L D s .


    OCR Scan     		486-based 12-ms 44-Mbyte, ALU IC 74381 encoder IC 74147 16CUDSLR 74139 truth table alu 74382 truth table for 7446 from ic 7447 truth table IC 74373 truth table pin diagram of ic 74190 truth table for ic 74138 PDF

    16CUDSLR

    Abstract: 7474 D flip flop free alu 74382 counter schematic diagram 74161 sn 74373 pin diagram of ic 74190 ALU IC 74381 HFJV1 MUX 74151 IC 74373 truth table
    Text: PLDS-MAX & PLS-MAX M MAX+PLUS Program mable Logic Developm ent System & Software M Data Sheet September 1991, ver. 1 □ □ □ □ □ □ □ □ □ S o ftw a re su p p o rt for M A X 5000 M u ltip le A rray M atriX E PL D s H ierarch ical d esig n entry m eth o d s for b oth g rap h ic and text d esig n s


    OCR Scan     		7400-series 486-b 16CUDSLR 7474 D flip flop free alu 74382 counter schematic diagram 74161 sn 74373 pin diagram of ic 74190 ALU IC 74381 HFJV1 MUX 74151 IC 74373 truth table PDF

    counter 7468

    Abstract: umi u26 "CMOS GATE ARRAY" fuji ci 7483 74181 74175 clock 74154 chip configuration u26 umi 74106 9 bit comparator using 7485 CI 7408
    Text: FUJITSU M B65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS June 1986 Edition 1.0 DESCRIPTION The Fujitsu M B 65 xxxx/M B 66xxxx/M B 67 xxxx fam ily are a series of high pe rfo rm an ce CMOS ga te arrays designed to provide high density, low pow er, and operating speeds th a t are com parable to stan dard bipolar logic. The A V M B65xxxx series is an ideal


    OCR Scan     		MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) MB66xxxx) J22833 CA95054-3197. D-6000 counter 7468 umi u26 "CMOS GATE ARRAY" fuji ci 7483 74181 74175 clock 74154 chip configuration u26 umi 74106 9 bit comparator using 7485 CI 7408 PDF

    744040

    Abstract: scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395
    Text: July 1985 SCX m icroC M O S G ate A rray Fam ily A pplication G uide TABLE OF CONTENTS 1.0 General Description . 2 2.0 Product Features. 2 Enhanced Product Features. . 2


    OCR Scan     		AA32096 744040 scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395 PDF

    74LS82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 advantages for ic 7473 4 BIT COUNTER 74669 la 4508 ic schematic diagram XF107 74295 random number generator by using ic 4011 and 4017
    Text: General Features The SCxD4 series of high performance CMOS gate arrays offers the user the ability to realise customised VLSI inte­ grated circuits featuring the speed performance previously obtainable only with bipolar technologies whilst retaining all the advantages of CMOS technology; low power consum p­


    OCR Scan     		PDF

    744040

    Abstract: 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218
    Text: July 1985 Jim Semiconductor SCX microCMOS Gate Array Family Application Guide TABLE OF CONTENTS General Description . 2 2.0 Product F eatures. 2.0.1 Enhanced Product Features.


    OCR Scan     		AA32096 744040 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218 PDF

    74152 PIN DIAGRAM

    Abstract: application of ic 74153 A022A 74373 verilog 74373 cmos dual s-r latch 74240T LN 741 T749
    Text: KGL80 ^ ^ ^ ^ ^ ^ ^ ^ jE L E C T R O N i Gate Array Library 0.5um 3.3V CMOS Process PRELIMINARY Library Description KG L80 is a 0 .5 n m 3 .3 V C M O S gate array library supporting d ouble-layer o r triple-layer metal interconnection options. This process is optim ized for


    OCR Scan     		KGL80 VSS30P VSS50 74152 PIN DIAGRAM application of ic 74153 A022A 74373 verilog 74373 cmos dual s-r latch 74240T LN 741 T749 PDF