Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HDLC VERILOG CODE Search Results

    HDLC VERILOG CODE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    N8273-4 Rochester Electronics LLC 8273 - Programmable HDLC/SDLC Protocol Controller Visit Rochester Electronics LLC Buy
    TC4511BP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, BCD-to-7-Segment Decoder, DIP16 Visit Toshiba Electronic Devices & Storage Corporation
    54184J/B Rochester Electronics LLC 54184 - BCD to Binary Converters Visit Rochester Electronics LLC Buy
    74184N Rochester Electronics LLC 74184 - BCD to Binary Converters Visit Rochester Electronics LLC Buy
    74185AN Rochester Electronics LLC 74185 - Binary to BCD Converters Visit Rochester Electronics LLC Buy

    HDLC VERILOG CODE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    HDLC verilog code

    Abstract: testbench verilog ram 16 x 8 crc verilog code 16 bit VERILOG CODE FOR HDLC controller hdlc R8051XC verilog code of 16 bit comparator R8051XC-HDLC
    Text:  LAPB/LAPD controlling machine providing  modulo 8 frame numbering HDLC  modulo 128 frame numbering HDLC Protocol Controller Core  automatically generated res-  one- or two-byte addressing ponses  Serial Peripheral Interfaces  Bit stuffing


    Original     		PDF

    vhdl code for time division multiplexer

    Abstract: HDLC verilog code LFE2M50E-5F484C VHDL CODE FOR HDLC controller RD1038 cyclic redundancy check verilog source hdlc hdlc framing VERILOG CODE FOR HDLC controller CRC-32
    Text: HDLC Controller Implemented in MachXO, LatticeXP2 and LatticeECP2/M Families June 2010 Reference Design RD1038 Introduction HDLC is the abbreviation for High-Level Data Link Control published by the International Standards Organization ISO . This data link protocol is located at the link layer (layer 2) of the 7-layer OSI reference model. Today, a variety


    Original     		RD1038 LCMXO2280C-5FT324C, 1-800-LATTICE vhdl code for time division multiplexer HDLC verilog code LFE2M50E-5F484C VHDL CODE FOR HDLC controller RD1038 cyclic redundancy check verilog source hdlc hdlc framing VERILOG CODE FOR HDLC controller CRC-32 PDF

    HDLC verilog code

    Abstract: R8051XC-HDLC hdlc R8051XC verilog hdl code for modulation R8051XC-OCDS ocds master-slave 8051 VERILOG CODE FOR HDLC controller
    Text: R8051XC 8-bit µcontroller  Fast single clock per cycle CPU  Flexible interfaces to program R8051XC-HDLC HDLC Connectivity Platform and data memories  Extensive set of optional and configurable peripherals  On-chip Debug Support unit optional


    Original     		R8051XC R8051XC-HDLC 8051based 0000H 0FF00H HDLC verilog code R8051XC-HDLC hdlc verilog hdl code for modulation R8051XC-OCDS ocds master-slave 8051 VERILOG CODE FOR HDLC controller PDF

    VHDL CODE FOR HDLC controller

    Abstract: FCS-16 design of HDLC controller using vhdl vhdl code for 4 channel dma controller FCS16 HDLC verilog code
    Text: MC-ACT-HDLC Single-Channel HDLC Controller April 23, 2003 Datasheet v1.4 MemecCore Product Line 3721 Valley Centre Drive San Diego, CA 92130 USA Americas: +1 800-752-3040 Europe: +41 0 32 374 32 00 Asia: +(852) 2410 2720 E-mail: actel.info@memecdesign.com


    Original     		16-bit/32-bit VHDL CODE FOR HDLC controller FCS-16 design of HDLC controller using vhdl vhdl code for 4 channel dma controller FCS16 HDLC verilog code PDF

    VHDL CODE FOR HDLC controller

    Abstract: FCS16 vhdl synchronous parallel bus VERILOG CODE FOR HDLC controller
    Text: MC-ACT-HDLC Single-Channel HDLC Controller November 19, 2002 Datasheet v1.2 MemecCore Product Line 9980 Huennekens Street San Diego, CA 92121 Americas: +1 888-360-9044 Europe: +41 0 32 374 32 00 Asia: +(852) 2410 2720 E-mail: sales@memecdesign.com URL: www.memecdesign.com/actel


    Original     		16-bit/32-bit VHDL CODE FOR HDLC controller FCS16 vhdl synchronous parallel bus VERILOG CODE FOR HDLC controller PDF

    vhdl code for 16 prbs generator

    Abstract: vhdl code for 9 bit parity generator free verilog code of prbs pattern generator vhdl code for 8 bit parity generator verilog code for pseudo random sequence generator in vhdl code for a 9 bit parity generator h60 buffer Transistor Substitution Data Book 1993 vhdl code for 6 bit parity generator CRC-16
    Text: T3 Framer MegaCore Function T3FRM May 2001 User Guide Version 1.01 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPT3FRM-1.01 T3 Framer MegaCore Function (T3FRM) User Guide Altera, APEX, APEX 20K, MegaCore, MegaWizard, OpenCore, Quartus, and Quartus II are trademarks and/or service marks of


    Original     		PDF

    VHDL CODE FOR HDLC controller

    Abstract: A54SXA FCS-16 MDS300 HDLC verilog code A3P250 A54SX16A APA075 crc verilog code 16 bit design of HDLC controller using vhdl
    Text: AvnetCore: Datasheet Version 1.0, July 2006 Single-Channel HDLC Controller Intended Use: — Frame Relay — ISDN and X.25 protocols — Logic consolidation Features: — Conforms to International Standard ISO/IEC 3309 Specification External Logic I Pad I Pad


    Original     		16/32-bit CH-2555 VHDL CODE FOR HDLC controller A54SXA FCS-16 MDS300 HDLC verilog code A3P250 A54SX16A APA075 crc verilog code 16 bit design of HDLC controller using vhdl PDF

    free verilog code of prbs pattern generator

    Abstract: CRC-16 GR-499-CORE HDLC verilog code prbs generator using vhdl digital alarm clock vhdl code in modelsim verilog code of prbs pattern generator vhdl code for 16 bit Pseudorandom Streams Generation
    Text: T3 Framer MegaCore Function T3FRM August 2001 User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IPT3FRM-1.02 T3 Framer MegaCore Function (T3FRM) User Guide Copyright 2001 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device


    Original     		PDF

    8251 intel microcontroller architecture

    Abstract: vhdl source code for 8086 microprocessor 8251 usart verilog coding for asynchronous decade counter verilog code for 8254 timer verilog code for median filter 8251 uart vhdl SERVICE MANUAL oki 32 lcd tv verilog code for iir filter VHDL CODE FOR HDLC controller
    Text: ALTERA MEGAFUNCTION PARTNERS PROGRAM Catalog About this Catalog ® May 1996 AMPP Catalog Contents This catalog provides an introduction to the Altera Megafunction Partners Program, a description of each AMPP megafunction, and a listing of corporate profiles and contact information for each AMPP


    Original     		PDF

    vhdl code for ethernet mac spartan 3

    Abstract: vhdl code for ethernet mac lite spartan 3 rs232 VHDL xc9500 VHDL CODE FOR HDLC controller DO-DI-10GEMAC turbo encoder simulink DO-DI-AWGN verilog code for fibre channel DO-DI-UART-SD xilinx uart verilog code
    Text: Программное обеспечение и средства отладки ПЛИС Xilinx Price List 30 августа 2004 г. R Программное обеспечение проектирования микросхем Xilinx Название


    Original     		PDF

    xilinx vhdl code for floating point square root

    Abstract: multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR
    Text: R Using the CORE Generator System Introduction This section on the Xilinx CORE Generator System and the Xilinx Intellectual Property IP Core offerings is provided as an overview of products that facilitate the Virtex-II design process. For more detailed and complete information, consult the CORE Generator


    Original     		XC2V1000-4 UG002 xilinx vhdl code for floating point square root multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR PDF

    Turbo decoder Xilinx

    Abstract: verilog code for floating point adder 80C31 instruction set dvb-RCS chip AX1610 65-bit verilog code for FFT 32 point G.727 matlab vhdl code of 32bit floating point adder vhdl code direct digital synthesizer
    Text: R Chapter 2: Design Considerations Loading Keys DES keys can only be loaded through JTAG. The JTAG Programmer and iMPACT tools have the capability to take a .nky file and program the device with the keys. In order to program the keys, a “key-access mode” is entered. When this mode is entered, all of the


    Original     		UG012 Turbo decoder Xilinx verilog code for floating point adder 80C31 instruction set dvb-RCS chip AX1610 65-bit verilog code for FFT 32 point G.727 matlab vhdl code of 32bit floating point adder vhdl code direct digital synthesizer PDF

    verilog code for 64 point fft

    Abstract: vhdl code for FFT 32 point verilog code for 256 point fft based on asic vhdl code for FFT based on distributed arithmetic verilog code for FFT 32 point 8255 interface with 8051 xilinx logicore core dds verilog code 16 bit processor fft XILINX vhdl code REED SOLOMON encoder decoder VHDL CODE FOR 8255
    Text: 02 001-014_devsys.fm Page 5 Tuesday, March 14, 2000 10:55 AM IP Solutions: System-Level Designs for FPGAs R February 15, 2000 v3.0 2* Background Designers everywhere are using Xilinx FPGAs to implement system-level functions in demanding applications including communications, high-speed networking, image


    Original     		16-point 64-bit, PCI64 32-bit, PCI32 verilog code for 64 point fft vhdl code for FFT 32 point verilog code for 256 point fft based on asic vhdl code for FFT based on distributed arithmetic verilog code for FFT 32 point 8255 interface with 8051 xilinx logicore core dds verilog code 16 bit processor fft XILINX vhdl code REED SOLOMON encoder decoder VHDL CODE FOR 8255 PDF

    Peripheral interface 8279 notes

    Abstract: vhdl code for FFT 32 point verilog for 8 point fft in xilinx vhdl code for FFT based on distributed arithmetic verilog code for 256 point fft based on asic XILINX vhdl code REED SOLOMON encoder decoder verilog code for 64 point fft XCS40PQ208 verilog code of 16 bit comparator 8279 keyboard controller
    Text: IP Solutions: System-Level Designs for FPGAs R February 15, 2000 v3.0 2* Background Designers everywhere are using Xilinx FPGAs to implement system-level functions in demanding applications including communications, high-speed networking, image processing, and computing. Xilinx offers the industry’s largest selection of intellectual property (IP) cores, which


    Original     		16-point 64-bit, PCI64 32-bit, PCI32 Peripheral interface 8279 notes vhdl code for FFT 32 point verilog for 8 point fft in xilinx vhdl code for FFT based on distributed arithmetic verilog code for 256 point fft based on asic XILINX vhdl code REED SOLOMON encoder decoder verilog code for 64 point fft XCS40PQ208 verilog code of 16 bit comparator 8279 keyboard controller PDF

    HDLC verilog code

    Abstract: oasis modelsim oasis VHDL CODE FOR HDLC
    Text: Method to Instantiate and Use a Core in Warp with Cypress CPLDs Introduction Preparing VIF files for use in Warp In order to meet the demand for increasingly complex designs, Cypress has formed IP Oasis – A partnership program with leading IP vendors to provide cores for Cypress CPLDs.


    Original     		PDF

    CX27512-12

    Abstract: CX27510 CX27513-12 crc 16 verilog CRC-16 CRC-32 CX27511-12 E1 frame
    Text: A CONEXANT COMPANY EdgeMaker Firmware and CX27510 Edge Stream Processor CX27510 Integrated Multiservice Network Edge Solution The EdgeMaker/CX27510 platform delivers a new class of data link processing for both IP and ATM-based network edge applications. EdgeMaker firmware running on the


    Original     		CX27510 CX27510 EdgeMaker/CX27510 CX27512-12 CX27513-12 crc 16 verilog CRC-16 CRC-32 CX27511-12 E1 frame PDF

    Untitled

    Abstract: No abstract text available
    Text: EdgeMaker Firmware and CX2751x Edge Stream™ Processor CX2751x Integrated Multiservice Network Edge Solution The EdgeMaker/CX2751x platform delivers a new class of data link processing for both IP and ATM-based network edge applications. EdgeMaker firmware running on the


    Original     		CX2751x CX2751x EdgeMaker/CX2751x CX27513-12: PDF

    CX27512-12

    Abstract: CX27513-12 CRC-16 CRC-32 CX27511-12
    Text: TM EdgeMaker Firmware and CX2751x Edge Stream™ Processor ESP CX2751x Integrated Multiservice Network Edge Solution The EdgeMaker/CX2751x platform delivers a new class of data link processing for both IP and ATM-based network edge applications. EdgeMaker firmware running on the


    Original     		CX2751x CX2751x EdgeMaker/CX2751x CX27512-12 CX27513-12 CRC-16 CRC-32 CX27511-12 PDF

    CX27510

    Abstract: CRC-16 CRC-32 E1 frame verilog code 16 bit processor verilog code for 16 bit risc processor verilog code for frame synchronization crc 16 verilog
    Text: EdgeMakerTM Firmware CX27510 Edge Stream Processor Off-the-Shelf Services • Frame Relay / HDLC Integrated Multi-Service Network Edge Solution • ATM AAL5, AAL2, AAL0 • ATM AAL1 SDT and UDT • IMA • EdgeMakerTM delivers a new class of data link processing for network edge


    Original     		CX27510 CRC-16 CRC-32 E1 frame verilog code 16 bit processor verilog code for 16 bit risc processor verilog code for frame synchronization crc 16 verilog PDF

    CX27512-12

    Abstract: CRC-16 CRC-32 CX27510 CX27511-12 CX27513-12 verilog code for 32 bit risc processor E1 frame
    Text: network access products EdgeMaker Firmware and CX27510 Edge Stream Processor Integrated Multiservice Network Edge Solution The EdgeMaker / CX27510 platform delivers a new class of data link processing for both IP and ATM-based network edge applications. EdgeMaker firmware running on the CX27510


    Original     		CX27510 CX27510 CX27512-12 CRC-16 CRC-32 CX27511-12 CX27513-12 verilog code for 32 bit risc processor E1 frame PDF

    Untitled

    Abstract: No abstract text available
    Text: CPRI IP Core User’s Guide April 2014 IPUG56_02.4 Table of Contents Chapter 1. Introduction . 4 Quick Facts . 5


    Original     		IPUG56 PDF

    DPRAM

    Abstract: No abstract text available
    Text: GreenFIELD V600AT RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController and an Embedded FPGA Array for Supervision and Control tasks


    Original     		V600AT ARM926 ARM926: 32/16-bit 16kBytes 150kGates 300MHz DPRAM PDF

    Untitled

    Abstract: No abstract text available
    Text: GreenFIELD STW21000AT RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController, Embedded FPGA and embedded DRAM 16 Mbit of embedded SDRAM


    Original     		STW21000AT ARM926 ARM926: 32/16-bit 16kBytes 150kGates 200MHz PDF

    ahb to i2c verilog code

    Abstract: V600AT AMBA AHB memory controller ARM926 DPRAM amba bus architecture AMBA AHB DMA Verilog code for ADC and DAC SPI with FPGA verilog code for i2c communication fpga HDLC verilog code
    Text: GreenFIELD V600AT RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController, Embedded FPGA and embedded DRAM 16 Mbit of embedded SDRAM


    Original     		V600AT ARM926 ARM926: 32/16-bit 16kBytes 150kGates 200MHz 10-bit ahb to i2c verilog code V600AT AMBA AHB memory controller DPRAM amba bus architecture AMBA AHB DMA Verilog code for ADC and DAC SPI with FPGA verilog code for i2c communication fpga HDLC verilog code PDF