hdlc
Abstract: CRC16 STS-48 WA01 WA02 NORTEL OC-12 "watermark" WA03
Text: Preliminary Data Sheet WA02 A high-density HDLC communications processor Highlights Introduction * Supports up to 1024-channel HDLC processing for four channelized, unchannelized or transparent DS3/E3s The Nortel Networks WA02 is a highdensity, multi-channel HDLC Highlevel Data Link Control
|
Original
|
PDF
|
1024-channel
hdlc
CRC16
STS-48
WA01
WA02
NORTEL OC-12
"watermark"
WA03
|
Multi-Channel hdlc Controller
Abstract: hdlc MC92460 MPC8260
Text: Freescale Semiconductor, Inc. Fact Sheet Freescale Semiconductor, Inc. MC92460: MULTICHANNEL HDLC CONTROLLER PERIPHERAL MC92460 The MC92460 is a 40-channel, high-level data link controller HDLC with an aggregate throughput of up to 1.9 Gbps across a synchronous optical network
|
Original
|
PDF
|
MC92460:
MC92460
MC92460
40-channel,
MPC8260
MPC603e.
64-bit
MC92460IBIS
Multi-Channel hdlc Controller
hdlc
|
DSLAM d50
Abstract: H10S-11 RxSD24
Text: Advance Information MC92460EC/D Rev. 1.0, 7/2002 MC92460 HDLC Controller Hardware Specifcations NCSD Applications This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MC92460 Multichannel HDLC
|
Original
|
PDF
|
MC92460EC/D
MC92460
MC92460IBIS
MC92460ZU
DSLAM d50
H10S-11
RxSD24
|
fifo buffer ram 512 byte
Abstract: hdlc MC92460 MPC8260 OC192 OC48
Text: Freescale Semiconductor, Inc. Advance Information Rev. 1, 1/2002 Freescale Semiconductor, Inc. MC92460 HDLC Controller Technical Summary The MC92460 is a 40-channel, high-level data link controller HDLC with an aggregate throughput of up to 2.0 Gbps across a synchronous optical network (SONET). A total of eight
|
Original
|
PDF
|
MC92460
40-channel,
MPC8260
MPC603e.
MPC92460
MC92460TS/D
fifo buffer ram 512 byte
hdlc
OC192
OC48
|
TCXO A31 10MHZ
Abstract: MT48LC4M32B2TG-6 L1V16 Datum OCXO
Text: PRELIMINARY PRODUCT BRIEF: SUBJECT TO CHANGE Rev: 091407 DS34S108, DS34S104, DS34S102, DS34S101 Description Abridged General Description Features The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34S108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
PDF
|
DS34S108,
DS34S104,
DS34S102,
DS34S101
DS34S108
823/G
board25
DS34S108
TCXO A31 10MHZ
MT48LC4M32B2TG-6
L1V16
Datum OCXO
|
RESREF
Abstract: DS34T108 MDIO MDC
Text: ABRIDGED DATA SHEET Rev: 121407 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
PDF
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
DS34S108,
DS34S104,
DS34S102,
DS34S101.
RESREF
MDIO MDC
|
RLOF 100
Abstract: DS34t108 TDM8
Text: ABRIDGED DATA SHEET Rev: 072707 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description 3 The IETF PWE SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
PDF
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
DS34T101/DS34T102/DS34T104/DS34T108
RLOF 100
TDM8
|
Untitled
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET Rev: 072707 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
PDF
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
|
hdlc
Abstract: MC92460 MPC8260 OC192 OC48
Text: Advance Information Rev. 1, 1/2002 MC92460 HDLC Controller Technical Summary The MC92460 is a 40-channel, high-level data link controller HDLC with an aggregate throughput of up to 2.0 Gbps across a synchronous optical network (SONET). A total of eight of these peripheral devices can be connected to the 60x bus of the MPC8260 or the MPC603e.
|
Original
|
PDF
|
MC92460
40-channel,
MPC8260
MPC603e.
MPC92460
MC92460.
64-bit
MC92460TS/D
hdlc
OC192
OC48
|
Untitled
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET Rev: 040108 DS34S101//DS34S102/DS34S104/DS34S108 Single/Dual/Quad/Octal TDM-Over-Packet Transport Devices General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC RFC-compliant DS34S108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
PDF
|
DS34S101//DS34S102/DS34S104/DS34S108
32-Bit
16-Bit
|
DS34T101
Abstract: D2048 DS34S101 DS34S102 DS34T104 DS34T101GN DS34T102GN DS34T104GN DS34T108GN RFC4553
Text: ABRIDGED DATA SHEET Rev: 042608 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
PDF
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
preS108,
DS34S104,
DS34S102,
DS34S101.
DS34T102,
DS34T104
DS34T101
D2048
DS34S101
DS34S102
DS34T101GN
DS34T102GN
DS34T104GN
DS34T108GN
RFC4553
|
DS34T104GN
Abstract: 3216 footprint IPC TDM8 DS34T101GN DS34T102GN DS34T104 DS34T108GN 7U22 DS34T10x
Text: Rev: 072707 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description 3 The IETF PWE SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be transported transparently through a switched IP or
|
Original
|
PDF
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
DS34T104GN
3216 footprint IPC
TDM8
DS34T101GN
DS34T102GN
DS34T104
DS34T108GN
7U22
DS34T10x
|
AMCC PART MARKING
Abstract: AMCC s1212 MPLS s1212 danube Multilink Technology Corporation AMCC Evros S3455 S4805 RFC-1990
Text: PRODUC T BRIEF MISSION Multi-Service Inter-Networking Solution Features Complete Multi-Service Solution • Deeply channelized interfaces • High-density HDLC support • Layer 2 protocol inter-networking • Modular and extensible architecture System Level Approach
|
Original
|
PDF
|
|
AF-UNI-0010
Abstract: S1215 amcc part marking remote control rx tx
Text: AMUR CONCEPT Product Brief Part Number S1215, Revision 1.4, September 2005 Deep channelization SONET/SDH to PDH framer and 1K Channels HDLC/ATM/GFP processor AMUR interfaces with 155Mbps/622Mbps SONET/SDH 1xSTS-12/STM-4, 4xSTS-3/STM-1 optical signals and 12x DS3/E3 or
|
Original
|
PDF
|
S1215,
155Mbps/622Mbps
1xSTS-12/STM-4,
32xDS1/E1/
AF-UNI-0010
S1215
amcc part marking
remote control rx tx
|
|
|
DS33Z44
Abstract: No abstract text available
Text: DS33Z44 Quad Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z44 extends four 10/100 Ethernet LAN segments by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over four PDH/TDM data streams. The serial links support bidirectional
|
Original
|
PDF
|
DS33Z44
DS33Z44
52Mbps
35/Optical,
|
MMA60
Abstract: No abstract text available
Text: DS33Z44 Quad Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z44 extends four 10/100 Ethernet LAN segments by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over four PDH/TDM data streams. The serial links support bidirectional
|
Original
|
PDF
|
DS33Z44
52Mbps
35/Optical,
512kbps.
256-CSBGA
MMA60
|
BFAP20
Abstract: samsung ltcc G.SHDSL Industry Single-Chip VTSA7 447h LQ13 tag 9018 LM 205h 276 741h EoPDH
Text: Rev: 063008 DS33X162/DS33X161/DS33X82/DS33X81/ DS33X42/DS33X41/DS33X11/DS33W41/DS33W11 Ethernet Over PDH Mapping Devices General Description The DS33X162 family of semiconductor devices extend 10/100/1000Mbps Ethernet LAN segments by encapsulating MAC frames in GFP-F, HDLC, cHDLC,
|
Original
|
PDF
|
DS33X162/DS33X161/DS33X82/DS33X81/
DS33X42/DS33X41/DS33X11/DS33W41/DS33W11
DS33X162
10/100/1000Mbps
52Mbps
35/Optical.
DS33W11
DS33W41,
DS33X41,
DS33X42,
BFAP20
samsung ltcc
G.SHDSL Industry Single-Chip
VTSA7
447h
LQ13
tag 9018
LM 205h
276 741h
EoPDH
|
DS21Q48
Abstract: DS21Q55 DS3154 DS33Z11 DS33Z44 RFC1662 387h Parallel port interfacing circuit
Text: DS33Z44 Quad Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z44 extends four 10/100 Ethernet LAN segments by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over four PDH/TDM data streams. The serial links support bidirectional
|
Original
|
PDF
|
DS33Z44
DS33Z44
52Mbps
35/Optical,
256-CSBGA
DS21Q48
DS21Q55
DS3154
DS33Z11
RFC1662
387h Parallel port interfacing circuit
|
diagram LG 21 fs 4 bg model circuits
Abstract: ABB a600 HDLC32 CMM-10 hdlc S-Class JTAG pins MC92460 MPC106 MPC8260 CRC-CCITT32
Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. MC92460UM/D 5/2002 REV 2.2 MC92460 Multichannel HDLC User’s Manual For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. HOW TO REACH US: USA/EUROPE/LOCATIONS NOT LISTED:
|
Original
|
PDF
|
MC92460UM/D
MC92460
diagram LG 21 fs 4 bg model circuits
ABB a600
HDLC32
CMM-10
hdlc
S-Class JTAG pins
MPC106
MPC8260
CRC-CCITT32
|
Untitled
Abstract: No abstract text available
Text: DS33Z44 Quad Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z44 extends four 10/100 Ethernet LAN segments by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over four PDH/TDM data streams. The serial links support bidirectional
|
Original
|
PDF
|
DS33Z44
DS33Z44
52Mbps
35/Optical,
256-CSBGA
|
Untitled
Abstract: No abstract text available
Text: Rev: 012108 DS33X162/DS33X161/DS33X82/DS33X81/ DS33X42/DS33X41/DS33X11/DS33W41/DS33W11 Ethernet Over PDH Mapping Devices General Description The DS33X162 family of semiconductor devices extend 10/100/1000Mbps Ethernet LAN segments by encapsulating MAC frames in GFP-F, HDLC, cHDLC,
|
Original
|
PDF
|
DS33X162/DS33X161/DS33X82/DS33X81/
DS33X42/DS33X41/DS33X11/DS33W41/DS33W11
DS33X162
10/100/1000Mbps
52Mbps
35/Optical.
DS33X162/X161/X82/X81/X42/X41/X11/W41/W11
|
e1 E2 e3 liu transceiver
Abstract: No abstract text available
Text: PRELIMINARY-SUBJECT TO CHANGE ABRIDGED DATA SHEET Rev: 091407 DS34S101//DS34S102/DS34S104/DS34S108 Single/Dual/Quad/Octal TDM-Over-Packet Transport Devices General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34S108 allows up to eight T1/E1
|
Original
|
PDF
|
DS34S108
823/G
DS34S101/DS34S102/DS34S104/DS34S108
e1 E2 e3 liu transceiver
|
samsung ltcc
Abstract: No abstract text available
Text: PRELIMINARY Rev: 060607 DS33X162/DS33X161/DS33X82/DS33X81/ DS33X42/DS33X41/DS33X11/DS33W41/DS33W11 Ethernet Over PDH Mapping Devices General Description The DS33X162 family of semiconductor devices extend 10/100/1000Mbps Ethernet LAN segments by encapsulating MAC frames in GFP-F, HDLC, cHDLC,
|
Original
|
PDF
|
DS33X162/DS33X161/DS33X82/DS33X81/
DS33X42/DS33X41/DS33X11/DS33W41/DS33W11
200ms
256Mb,
125MHz
DS33X162
deviX81/X42/X41/X11/W41/W11
144-Ball
56-G6008-003)
DS33X162/X161/X82/X81/X42/X41/X11/W41/W11
samsung ltcc
|
MAC47
Abstract: 8155 intel microprocessor pin diagram H10S1 m15e12 0001H-23 sd DS21Q48 DS3154 DS33Z11 DS33Z44 RFC1662
Text: DS33Z44 Quad Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z44 extends four 10/100 Ethernet LAN segments by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over four PDH/TDM data streams. The serial links support bidirectional
|
Original
|
PDF
|
DS33Z44
DS33Z44
52Mbps
35/Optical,
MAC47
8155 intel microprocessor pin diagram
H10S1
m15e12
0001H-23 sd
DS21Q48
DS3154
DS33Z11
RFC1662
|
