Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    H987 Search Results

    SF Impression Pixel

    H987 Price and Stock

    MEC Switches A/S 3FTH987

    SWITCH TACTILE SPST-NO 0.05A 24V
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 3FTH987 Tube 100
    • 1 -
    • 10 -
    • 100 $6.3494
    • 1000 $6.3494
    • 10000 $6.3494
    		Buy Now
    Newark 3FTH987 Bulk 130 1
    • 1 $8.46
    • 10 $7.59
    • 100 $6.66
    • 1000 $6.31
    • 10000 $6.31
    		Buy Now

    Anatech Electronics Inc AE136H9874

    RF FILTER HI PASS 136MHZ MODULE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AE136H9874 Box 1
    • 1 $905.24
    • 10 $905.24
    • 100 $905.24
    • 1000 $905.24
    • 10000 $905.24
    		Buy Now

    Anatech Electronics Inc AE6000H9873

    RF FILTER HIGH PASS 6GHZ MODULE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AE6000H9873 Box 1
    • 1 $835.7
    • 10 $835.7
    • 100 $835.7
    • 1000 $835.7
    • 10000 $835.7
    		Buy Now

    Siemens 6NH98701AA00

    ANT 794-3M ANTENNA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 6NH98701AA00 Box 1
    • 1 $152.44
    • 10 $152.44
    • 100 $152.44
    • 1000 $152.44
    • 10000 $152.44
    		Buy Now

    Analog Devices Inc ADH987R701G32

    IC CLK BUF 1:9 4.5GHZ 32FLATPACK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ADH987R701G32 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more H987 price and stock on Findchips.com

    H987 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: HMC987LP5E v03.1112 CloCk Distribution - sMt LOW NOISE 1:9 FANOUT BUFFER DC - 8 GHz Typical Applications Features the is suitable for: ultra low noise Floor: -166 dbc/Hz @ 2 GHz • • • • • • • • Wideband: DC - 8 GHz operating Frequency sonEt, Fibre Channel, GigE Clock Distribution


    Original     		PDF HMC987LP5E L250-3343 Reg05h

    GR-1244-CORE

    Abstract: ZL50018 ZL50018GAC ZL50018QCC 99 mfu
    Text: ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features 2048 channel x 2048 channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50018 GR-1244-CORE ZL50018GAC 256-ball ZL50018QCC 256-lead ZL50018 99 mfu

    ZL50018

    Abstract: GR-1244-CORE ZL50018GAC ZL50018QCC MFU 78
    Text: ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features November 2006 • 2048 channel x 2048 channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50018 GR-1244-CORE ZL50018GAC ZL50018QCC ZL50018QCG1 ZL50018GAG2 ZL50018 ZL50018GAC ZL50018QCC MFU 78

    Untitled

    Abstract: No abstract text available
    Text: HMC987LP5E v02.0712 Clock Distribution - SMT LOW NOISE 1:9 FANOUT BUFFER DC - 8 GHz Typical Applications Features The is suitable for: Ultra Low Noise Floor: -166 dBc/Hz @ 2 GHz • SONET, Fibre Channel, GigE Clock Distribution • ADC/DAC Clock Distribution


    Original     		PDF HMC987LP5E Reg05h

    GR-1244-CORE

    Abstract: ZL50021 ZL50021GAC ZL50021QCC
    Text: ZL50021 Enhanced 4 K Digital Switch with Stratum 3 DPLL Data Sheet Features 4096-channel x 4096-channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50021 4096-channel GR-1244-CORE ZL50021GAC 256-ball ZL50021QCC 256-lead ZL50021

    HMC830

    Abstract: HMC976LP3E HITTITE CLOCK RECOVERY 10 ghz Material density EN8
    Text: HMC987LP5E v01.0512 Clock Distribution - SMT LOW NOISE 1:9 FANOUT BUFFER DC - 8 GHz Typical Applications Features The is suitable for: Ultra Low Noise Floor: -166 dBc/Hz @ 2 GHz • SONET, Fibre Channel, GigE Clock Distribution • ADC/DAC Clock Distribution


    Original     		PDF HMC987LP5E Reg05h HMC830 HMC976LP3E HITTITE CLOCK RECOVERY 10 ghz Material density EN8

    GR-1244-CORE

    Abstract: ZL50021 ZL50021GAC ZL50021GAG2 ZL50021QCC
    Text: ZL50021 Enhanced 4 K Digital Switch with Stratum 3 DPLL Data Sheet Features 4096-channel x 4096-channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50021 4096-channel GR-1244-CORE ZL50021 ZL50021GAC ZL50021GAG2 ZL50021QCC

    dpm001

    Abstract: N203 zl50018 PMS-100 MFU C0 37 PMS01
    Text: ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features Ordering Information ZL50018GAC 256 Ball PBGA Trays ZL50018QCC 256 Lead LQFP Trays ZL50018GAG2 256 Ball PBGA* Trays *Pb Free Tin/Silver/Copper 32 serial TDM input, 32 serial TDM output


    Original     		PDF ZL50018 GR-1244-CORE ZL50018GAC ZL50018QCC ZL50018GAG2 dpm001 N203 PMS-100 MFU C0 37 PMS01

    4MNU

    Abstract: R1F100
    Text: ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features 2048 channel x 2048 channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50018 GR-1244-CORE ZL50018GAC ZL50018QCC 4MNU R1F100

    Philips FA 145

    Abstract: FLR13 VCT 492 x GR-1244-CORE ZL50021 ZL50021GAC ZL50021GAG2 ZL50021QCC SCA-7
    Text: ZL50021 Enhanced 4 K Digital Switch with Stratum 3 DPLL Data Sheet Features Ordering Information ZL50021GAC 256 Ball PBGA Trays ZL50021QCC 256 Lead LQFP Trays ZL50021GAG2 256 Ball PBGA* Trays *Pb Free Tin/Silver/Copper 32 serial TDM input, 32 serial TDM output


    Original     		PDF ZL50021 ZL50021GAC ZL50021QCC ZL50021GAG2 GR-1244-CORE Philips FA 145 FLR13 VCT 492 x ZL50021 ZL50021GAC ZL50021GAG2 ZL50021QCC SCA-7

    Philips FA 145

    Abstract: No abstract text available
    Text: ZL50021 Enhanced 4 K Digital Switch with Stratum 3 DPLL Data Sheet Features 4096-channel x 4096-channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50021 4096-channel ZL50021GAC ZL50021QCG1 ZL50021GAG2 GR-1244-CORE Philips FA 145

    Untitled

    Abstract: No abstract text available
    Text: ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features 2048 channel x 2048 channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50018 ZL50018GAG2 ZL50018GAC ZL50018QCG1 GR-1244-CORE

    top side marking b2

    Abstract: Raltron Electronics part marking guide crystal GR-1244-CORE ZL50021 ZL50021GAC ZL50021QCC phase sequence detector cfru TI18
    Text: ZL50021 Enhanced 4 K Digital Switch with Stratum 3 DPLL Data Sheet Features 4096-channel x 4096-channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50021 4096-channel GR-1244-CORE ZL50021GAC 256-ball ZL50021QCC 256-lead top side marking b2 Raltron Electronics part marking guide crystal ZL50021 phase sequence detector cfru TI18

    HMC830

    Abstract: No abstract text available
    Text: HMC987LP5E v01.0512 Clock Distribution - SMT LOW NOISE 1:9 FANOUT BUFFER DC - 8 GHz Typical Applications Features The is suitable for: Ultra Low Noise Floor: -166 dBc/Hz @ 2 GHz • SONET, Fibre Channel, GigE Clock Distribution • ADC/DAC Clock Distribution


    Original     		PDF HMC987LP5E Reg05h HMC830

    TI18

    Abstract: Raltron Electronics part marking guide crystal
    Text: ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features 2048 channel x 2048 channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50018 GR-1244-CORE ZL50018GAC 256-ball ZL50018QCC 256-lead TI18 Raltron Electronics part marking guide crystal

    HMC987

    Abstract: EKIT01-HMC987LP5E
    Text: HMC987LP5E v03.1112 Clock Distribution - SMT LOW NOISE 1:9 FANOUT BUFFER DC - 8 GHz Typical Applications Features The is suitable for: Ultra Low Noise Floor: -166 dBc/Hz @ 2 GHz • SONET, Fibre Channel, GigE Clock Distribution • ADC/DAC Clock Distribution


    Original     		PDF HMC987LP5E Reg05h HMC987 EKIT01-HMC987LP5E

    h945

    Abstract: H944 transistor h945 h965 h946 H948 IR1518 BCM56800 h945 transistor H808
    Text: LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1218 Introduction This technical note describes a Physical/MAC layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch. The test exercises the Physical/MAC layer


    Original     		PDF TN1218 10-Gigabit BCM56800 h945 H944 transistor h945 h965 h946 H948 IR1518 h945 transistor H808

    ZL50018

    Abstract: GR-1244-CORE ZL50018GAC ZL50018QCC IEEE 1149.1 JTAG
    Text: ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features November 2006 • 2048 channel x 2048 channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50018 GR-1244-CORE ZL50018GAC ZL50018QCC ZL50018QCG1 ZL50018GAG2 ZL50018 ZL50018GAC ZL50018QCC IEEE 1149.1 JTAG

    HMC987

    Abstract: HMC830 C106 1112 Material density EN8 EVAL01-HMC987LP5E EKIT01-HMC987LP5E
    Text: HMC987LP5E v03.1112 Clock Distribution - SMT LOW NOISE 1:9 FANOUT BUFFER DC - 8 GHz Typical Applications Features The is suitable for: Ultra Low Noise Floor: -166 dBc/Hz @ 2 GHz • SONET, Fibre Channel, GigE Clock Distribution • ADC/DAC Clock Distribution


    Original     		PDF HMC987LP5E Reg05h HMC987 HMC830 C106 1112 Material density EN8 EVAL01-HMC987LP5E EKIT01-HMC987LP5E

    h946

    Abstract: H945 H944 h965 H924 h940 295050 transistor h945 H948 transistor BC rx
    Text: LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1219 Introduction This technical note describes a Physical/MAC Layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Marvell Alaska 88X2040 device. The test exercises the Physical/MAC Layer up to


    Original     		PDF TN1219 10-Gigabit 88X2040 h946 H945 H944 h965 H924 h940 295050 transistor h945 H948 transistor BC rx

    0057H

    Abstract: GR-1244-CORE ZL50021 ZL50021GAC ZL50021GAG2 ZL50021QCC
    Text: ZL50021 Enhanced 4 K Digital Switch with Stratum 3 DPLL Data Sheet Features 4096-channel x 4096-channel non-blocking digital Time Division Multiplex TDM switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or


    Original     		PDF ZL50021 4096-channel GR-1244-CORE 0057H ZL50021 ZL50021GAC ZL50021GAG2 ZL50021QCC

    HMC830

    Abstract: Material density EN8 CP1107
    Text: HMC987LP5E HIGH SPEED LOGIC - SMT LOW NOISE 1:9 FANOUT BUFFER DC - 8 GHz Typical Applications Features The is suitable for: Ultra Low Noise Floor: -166 dBc/Hz @ 2 GHz • SONET, Fibre Channel, GigE Clock Distribution • ADC/DAC Clock Distribution • Low Skew and Jitter Clock or Data Fanout


    Original     		PDF HMC987LP5E Reg05h HMC830 Material density EN8 CP1107

    Untitled

    Abstract: No abstract text available
    Text: P .C .B . H O LE DIM . DRILLED HOLE FIN. HOLE AFTER REFLOW C u -th k s S n P b -th k s AC TIO N PIN :1,15 ± 0 ,0 2 5 :0,94 to 1.09 :0,91 to 1.09 :0,025 to 0 ,0 7 5 :0.004 to 0 .0 1 0 a mm mm mm mm mm DO s NOT D IM EN SIO N S THIRD ANGLE SC ALE IN M E T R I C


    OCR Scan     		PDF EH-0855-97 EH0268-94 H-9879

    Untitled

    Abstract: No abstract text available
    Text: P .C .B . H O LE DRILLED HOLE FIN. HOLE AFTER REFLOW C u— th k s SnPb— thka D IM . A C T IO N :1,15 :Q,94 :0 ,9 1 :0,025 :0,004 PIN ±0,025 to 1.09 to 1.09 to 0,075 to 0,010 TH IR D ANGLE mm mm mm mm mm PROJECTION m ê id # ^ 3 \E M NOTES: /K A / ^ \ CONNECTOR MEETS THE REQUIREMENTS


    OCR Scan     		PDF EH0268-- H-9879 RB-12B