Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    H.264 MICROSOFT Search Results

    H.264 MICROSOFT Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: STi7110FTA HDTV satellite set-top box decoder for Microsoft VC-1, H.264 and MPEG-2 Data brief Features • STi7110FTA is a unique predefined profile no possible variant with Dolby enabled (Dolby license required) ■ Microsoft VC-1, MPEG-2 and H.264 support


    Original     		STi7110FTA ST40-300 OS21-based ST231-based 32-bit PDF

    EP1C20F400C7

    Abstract: lwIP data image lcd px uart c code nios processor
    Text: H.264 VBS-BMA-Based Hardware Infrastructure Implementation on an FPGA Second Prize H.264 VBS-BMA-Based Hardware Infrastructure Implementation on an FPGA Institution: Ching Yun University/ Department of Electronic Engineering Participants: Wenxian Qian, Songzhi Gu


    Original     		PDF

    MBX-150

    Abstract: xilinx 3040 VHDL code motion DS648 estimation H.264 encoder 1080P 720P h264 encoder 8x4 ram vhdl
    Text: - THIS IS A DISCONTINUED IP CORE - H.264 Motion Estimation Engine v1.0 DS648 April 23, 2008 Product Specification Introduction The H.264 Motion Estimation Engine Version 1.0 is a fully functional netlist implemented on a Xilinx FPGA. The Motion Estimation core accepts input


    Original     		DS648 264/AVC/MPEG4 MBX-150 xilinx 3040 VHDL code motion estimation H.264 encoder 1080P 720P h264 encoder 8x4 ram vhdl PDF

    MBX-150

    Abstract: H.264 estimation VHDL code motion estimation H.264 encoder 1080P 720P mbaff xilinx 3040 *encoder 16 4
    Text: H.264 Motion Estimation Engine v1.0 DS648 October 24, 2007 Product Specification Introduction The H.264 Motion Estimation Engine Version 1.0 is a fully functional netlist implemented on a Xilinx FPGA. The Motion Estimation core accepts input parameters and macroblocks and generates output motion vectors


    Original     		DS648 264/AVC/MPEG4 MBX-150 H.264 estimation VHDL code motion estimation H.264 encoder 1080P 720P mbaff xilinx 3040 *encoder 16 4 PDF

    STB6110

    Abstract: STI7111 dvb-s2 card st40 jtag sti7111 st231 sti7111 cpu STI7109 DVB-S2 receiver dvb-s2 modem STi711
    Text: STi7111 Low-cost HDTV satellite set-top box decoder for Microsoft VC-1, H.264 and MPEG-2 Data Brief • Features ■ ■ ■ ■ ■ ■ ■ ■ Microsoft VC-1, MPEG-2 and H.264 support ST40-300 CPU running at 450 MHz, high performance for Linux, Windows CE and OS21


    Original     		STi7111 ST40-300 ST231 32-bit STB6110 STI7111 dvb-s2 card st40 jtag sti7111 sti7111 cpu STI7109 DVB-S2 receiver dvb-s2 modem STi711 PDF

    stv0900

    Abstract: STV0130 STB6100 stx7109 HDMI to ethernet chip multichannel usb to pcm Analog VHF tuner module STI7200 sAta rs232 ST231
    Text: STi7200 Triple display, HDTV set-top box, dual decoder for H.264 and VC-1 Data Brief Features Single-chip, high-definition STB decoder: – H.264 and Microsoft VC-1 compatible – Linux®, Windows® CE and OS21 compatible 350 MHz ST40 CPU core – supports NAND flash, NOR flash and


    Original     		STi7200 CD00145658 stv0900 STV0130 STB6100 stx7109 HDMI to ethernet chip multichannel usb to pcm Analog VHF tuner module STI7200 sAta rs232 ST231 PDF

    STB6110

    Abstract: STi5211 jtag sti5211 dvb-s2 card st231 STI5202 diseqc H.264 video over ip DVB-S2 integrated receiver demodulator SMARTCARD directv
    Text: STi5211 Low-cost HDTV satellite set-top box decoder for Microsoft VC-1, H.264 and MPEG-2 Data Brief Features • ■ Microsoft VC-1, MPEG-2 and H.264 support ST40-300 CPU running at 450 MHz, high performance for Linux, Windows CE and OS21 based systems DVB-S2 and DVB-S front-end integrated


    Original     		STi5211 ST40-300 ST231 16-bit 333MHz STB6110 STi5211 jtag sti5211 dvb-s2 card STI5202 diseqc H.264 video over ip DVB-S2 integrated receiver demodulator SMARTCARD directv PDF

    RAMB36

    Abstract: addressing mode in core i7 Macroblock 720P vhdl code for adaptive filter jm102
    Text: H.264 Deblocker Core v1.0 DS592 v1.0 May 31, 2007 Product Specification Introduction LogiCORE Facts The H.264 Deblocker Core Version 1.0 is a fully functional VHDL design implemented on a Xilinx FPGA and delivered in netlist form. The Deblocker core accepts input parameters and macroblocks to deblock


    Original     		DS592 264/AVC/MPEG4 DO-DI-H264-DEBLOCK RAMB36 addressing mode in core i7 Macroblock 720P vhdl code for adaptive filter jm102 PDF

    RAMB36

    Abstract: RAMB18X2 virtex 4 vs spartan 3e 720P ITURBT601 Spartan 3E VHDL code
    Text: H.264 Deblocker Core v1.0 DS594 v1.0 May 15, 2007 Product Brief Features LogiCORE Facts Core Specifics • H.264/MPEG-4 Part 10 Baseline/Main/High Profiles at Level 4.2 1080 1968 LUTs, 1948 flops 9 RAMB18x2, 6 RAMB36 720P 1968 LUTs, 1946 flops 5 RAMB18x2, 6 RAMB36


    Original     		DS594 264/MPEG-4 RAMB18x2, RAMB36 RAMB36 RAMB18X2 virtex 4 vs spartan 3e 720P ITURBT601 Spartan 3E VHDL code PDF

    ptz decoder

    Abstract: block diagram of decoder of h.264 H.264 encoder arm H.264 VGA encoder ITU-R BT.656 to jpeg h.264 Codec VOICE TRANSMITTER DIAGRAM NVS-6000 mp3 module BT.656 to h.264
    Text: NVS-6000 Product Brief H.264 Network Video Server Module 1. Features z z z z z z z Embedded OS and web server Simple web access to set parameters H.264 half-duplex codec compression technology 1-ch video encoder or decoder, 30fps@Full-D1 2-way Voice, GPIO, PTZ and Ethernet outlet


    Original     		NVS-6000 30fps 264/AVC DC12V, 250mA ptz decoder block diagram of decoder of h.264 H.264 encoder arm H.264 VGA encoder ITU-R BT.656 to jpeg h.264 Codec VOICE TRANSMITTER DIAGRAM mp3 module BT.656 to h.264 PDF

    RAMB36

    Abstract: H.264 integer transform fpga 7831 8627 H.264 microsoft 1080p field pattern virtex 4 vs spartan 3e VHDL code motion 1080i Vs 1080p DS602
    Text: H.264 CABAC Core v1.0 DS602 v1.0 May 15, 2007 Product Brief Features • H.264/MPEG-4 Part 10 Main/High/High Ext. Profiles Level 4.2+ LogiCORE Facts Core Specifics • Support for up to HD 1080i and 1080p/60 fps at 75 Mbps. Resources Used • Output stream is compliant with International


    Original     		DS602 264/MPEG-4 1080i 1080p/60 1080i/p 720i/p 1080P/30, 1080i/60, 720P/60 1080P/60, RAMB36 H.264 integer transform fpga 7831 8627 H.264 microsoft 1080p field pattern virtex 4 vs spartan 3e VHDL code motion 1080i Vs 1080p DS602 PDF

    mini speaker

    Abstract: No abstract text available
    Text: C H A P T E R 1 7 Audio Components This chapter presents the PC 98 requirements and recommendations for audio devices. Contents Introduction to PC 98 Audio. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 264


    Original     		Win32 mini speaker PDF

    R8A77230D400BG

    Abstract: sh7723 hitachi graphics accelerator SH-7723 renesas h.264 R8A77230C400BG atapi controller giga media converter
    Text: PRESS CONTACT: Akiko Ishiyama Renesas Technology America, Inc. 408 382-7407 akiko.ishiyama@renesas.com Renesas Technology Announces SH-MobileR2, Multimedia Host Processor with Integrated H.264/MPEG-4 Video Engine for Next Generation Multimedia Applications


    Original     		264/MPEG-4 400MHz SH7723) 32-bit 16-bit 449-pin R8A77230D400BG sh7723 hitachi graphics accelerator SH-7723 renesas h.264 R8A77230C400BG atapi controller giga media converter PDF

    266 MHz ST40-202 CPU

    Abstract: st40-202 STI7109 st40 Application CPU STX7100 35 x 35 PBGA, 580 100 balls ST40 TOOLSET Tuner I2C program stv0299 STI7109 input STV0498B
    Text: STi7109 Low-cost HDTV set-top box decoder for H.264 and Microsoft WMA9 Data Brief • Features ■ The STi7109 also features the following embedded interfaces: – USB 2.0 host controller/PHY interface – DVI/HDMI output – digital audio and video auxiliary inputs


    Original     		STi7109 STi7109 100BT 266 MHz ST40-202 CPU st40-202 st40 Application CPU STX7100 35 x 35 PBGA, 580 100 balls ST40 TOOLSET Tuner I2C program stv0299 STI7109 input STV0498B PDF

    DHM8100A

    Abstract: single chip dvd player DHM8100 DVD player circuit diagram DeCypher dvd system Full HD Player circuit diagram mips32 MIPS32 application Tv BOX Diagram
    Text: PRODUCT INFORMATION DeCypher DHM8100A November/2006 DeCypher DHM8100A High Definition Multi-Format Decoder SoC The DeCypher DHM8100A is a high-definition streaming media decoder with support for H.264/AVC, VC-1, MPEG-2 and MPEG4 video decoding. The highly integrated


    Original     		DHM8100A November/2006 DHM8100A 264/AVC, MIPS32® 6251-696-1-5PI single chip dvd player DHM8100 DVD player circuit diagram DeCypher dvd system Full HD Player circuit diagram mips32 MIPS32 application Tv BOX Diagram PDF

    ST40 TOOLSET

    Abstract: STV0130 STB6000 STI5202 st40 st231 ST40 IC RECS-80 make ypbpr encoded RC5 IR transmitter st40 jtag
    Text: STi5202 Low-cost set-top box decoder for H.264 and Microsoft VC1 Data Brief • Features ■ Single-chip, video decoder including – Linux , Windows® CE and OS21 compatible ST40 CPU core: 266 MHz – Transport filtering and descrambling – Video decoder: VC-1 including WMV 9 ,


    Original     		STi5202 32-bit 100BT STi5202 ST40 TOOLSET STV0130 STB6000 st40 st231 ST40 IC RECS-80 make ypbpr encoded RC5 IR transmitter st40 jtag PDF

    schematic diagram scart to usb

    Abstract: schematic diagram hdmi to rca wireless audio video transmitter block diagram IPTV schematic IPTV diagram toslink To RCA analog DHM8100A MPEG-4 decoder receiver DeCypher Mini Toslink Receiver
    Text: www.micronasusa.com DeCypher DHM8100A IPTV Development Kit Based on the DeCypher DHM8100A real-time streaming media decoder, this IPTV development kit provides high-definition decoding for today's advanced video codecs – AVC/H.264, VC-1, and MPEG-2/MPEG-4 – for


    Original     		DHM8100A DHM8100A schematic diagram scart to usb schematic diagram hdmi to rca wireless audio video transmitter block diagram IPTV schematic IPTV diagram toslink To RCA analog MPEG-4 decoder receiver DeCypher Mini Toslink Receiver PDF

    DeCypher

    Abstract: DVI-D connector wireless hdmi DLNA Micronas Semiconductor wireless audio video transmitter block diagram microsoft IR receiver
    Text: DeCypher 8100 PCI Development Kit SILICON FOR THE SENSES DeCypher 8100 PCI Development Kit Based on the DeCypher 8100 real-time streaming media decoder, this PCI Development Kit provides High Definition decoding of today's advanced video Codecs - AVC/H.264, VC-1 and MPEG-2.


    Original     		6251-696-2-1PI DeCypher DVI-D connector wireless hdmi DLNA Micronas Semiconductor wireless audio video transmitter block diagram microsoft IR receiver PDF

    Sony phone CMOS Camera Module

    Abstract: CMOS image sensor sony CMOS Sensor to H.264 sony HD image sensor 720p sony HD image sensor sony CMOS sensor 1080p sony image sensor 720p usb 2.0 camera module wi-fi module sony cmos sensor
    Text: Leopard Network Camera Model: LNC-Q10xxx-IMX036 LEOPARD iMAGING INC. High Definition Embedded Camera Leader LNC-Q10xxx-IMX036 is a full HD network camera and it supports H.264, MPEG4 and MJPEG video format outputs with high definition video 1920 x 1080p 30 frames/s .


    Original     		LNC-Q10xxx-IMX036 LNC-Q10xxx-IMX036 1080p H264/MPEG-4: 30f/s IEEE802 10BASE-T/100BASE-TX RJ-45) Sony phone CMOS Camera Module CMOS image sensor sony CMOS Sensor to H.264 sony HD image sensor 720p sony HD image sensor sony CMOS sensor 1080p sony image sensor 720p usb 2.0 camera module wi-fi module sony cmos sensor PDF

    wireless audio video transmitter block diagram

    Abstract: ac3 decoder toslink IPTV DeCypher Mini Toslink Receiver toslink 5.1 IPTV set top box IPTV software toslink To RCA analog ENCODER "Development Kit"
    Text: DeCypher 8100 IPTV Development Kit SILICON FOR THE SENSES DeCypher 8100 IPTV Development Kit Based on the DeCypher 8100 real-time streaming media decoder, this IPTV Development Kit provides High Definition decoding of today's advanced video Codecs - AVC/H.264, VC-1 and MPEG-2.


    Original     		6251-696-3-1PI wireless audio video transmitter block diagram ac3 decoder toslink IPTV DeCypher Mini Toslink Receiver toslink 5.1 IPTV set top box IPTV software toslink To RCA analog ENCODER "Development Kit" PDF

    MB86H51

    Abstract: MB86H52 block diagram of decoder of h.264 H.264 codec h.264 encoder hdmi rx hdmi h264 board mpeg-2 h.264 decoder H264 H.264 microsoft
    Text: New Products MB86H52 Transcoder LSI for Full HD that Re-compresses the Video Image Contents Compressed by MPEG-2 to H.264 MB86H52 High-quality transcoder LSI enabling a reduction of data volume to half or less while maintaining image quality equivalent to MPEG-2


    Original     		MB86H52 MB86H51" products/assp/h264/index MB86H52 MB86H51 block diagram of decoder of h.264 H.264 codec h.264 encoder hdmi rx hdmi h264 board mpeg-2 h.264 decoder H264 H.264 microsoft PDF

    pnx8950

    Abstract: mips pnx8950 philips STB810 nexperia PNX8*50 NXP video evaluation board kit h.264 encode Linux Devices MULTI2 MPEG4 schematic
    Text: NXP Nexperia IP STB Development Kit STB810 Advanced platform for building IP STB and dual functionality STB products Combining the advanced Nexperia PNX8950 home entertainment engine and the latest AV codecs H.264, WM9 , the flexible Nexperia IP STB Development Kit STB810 enables rapid system


    Original     		STB810 PNX8950 STB810 24fps systePNX8x50 mips pnx8950 philips nexperia PNX8*50 NXP video evaluation board kit h.264 encode Linux Devices MULTI2 MPEG4 schematic PDF

    APPLE A6 CHIP

    Abstract: "SC/MP" Datasheet
    Text: Product Brief A6 Broadcast Encoder/Transcoder Overview Key Features The A6 is an encoder/transcoder chip for H.264 and MPEG-2 broadcast distribution applications, delivering an unmatched combination of picture quality and stream density. A single A6 is capable of 1080p60 encoding with RDO and full HD transcoding


    Original     		1080p60 APPLE A6 CHIP "SC/MP" Datasheet PDF

    pelco-d

    Abstract: OmniVision CMOS Camera Module CMOS Sensor to H.264 iris recognition rj45 filter poe Leopard Imaging 1920X1080
    Text: Leopard Network Camera Module Model: LNC-M10xxx-OV2715 LEOPARD iMAGING INC. High Definition Embedded Camera Leader LNC-M10xxx-OV2715 camera module is a full HD network camera solution, it is ready for production and it supports H.264, MPEG4 and MJPEG video format outputs with high definition video 1920 x


    Original     		LNC-M10xxx-OV2715 LNC-M10xxx-OV2715 1080p 30f/s IEEE802 10BASE-T/100BASE-TX RJ-45) RS-485 DC12V pelco-d OmniVision CMOS Camera Module CMOS Sensor to H.264 iris recognition rj45 filter poe Leopard Imaging 1920X1080 PDF